A DRAM based physical unclonable function capable of generating >1032 Challenge Response Pairs per 1Kbit array for secure chip authentication
暂无分享,去创建一个
Woong Choi | Keshab K. Parhi | Chris H. Kim | Chen Zhou | Qianying Tang | Jongsun Park | Gyuseong Kang | K. Parhi | C. Kim | Jongsun Park | Woong Choi | Qianying Tang | Chen Zhou | Gyuseong Kang
[1] Subramanian S. Iyer,et al. Field Tolerant Dynamic Intrinsic Chip ID Using 32 nm High-K/Metal Gate SOI Embedded DRAM , 2013, IEEE Journal of Solid-State Circuits.
[2] Said Hamdioui,et al. Modeling SRAM start-up behavior for Physical Unclonable Functions , 2012, 2012 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT).
[3] Chris H. Kim,et al. A 667 MHz Logic-Compatible Embedded DRAM Featuring an Asymmetric 2T Gain Cell for High Speed On-Die Caches , 2012, IEEE Journal of Solid-State Circuits.
[4] Ken Mai,et al. Comparison of bi-stable and delay-based Physical Unclonable Functions from measurements in 65nm bulk CMOS , 2012, Proceedings of the IEEE 2012 Custom Integrated Circuits Conference.
[5] Himanshu Kaul,et al. 16.2 A 0.19pJ/b PVT-variation-tolerant hybrid physically unclonable function circuit for 100% stable secure key generation in 22nm CMOS , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).
[6] Srinivas Devadas,et al. Physical Unclonable Functions and Applications: A Tutorial , 2014, Proceedings of the IEEE.