High-resolution time-interval generator

The paper presents the design of a high-resolution TI (Time-Interval) generator implemented into FPGA (Field-Programmable-Gate-Array) Xilinx Virtex 5 device and obtained experimental test results. The improvement of resolution is realized by the use of a chain of DCDEs (DigitallyControlled-Delay-Elements). The presented TI generator allows for generating either TIs of constant length or TIs of specified Gaussian distribution. Experimental results include TI histograms measured by the LeCroy 804Zi oscilloscope. Streszczenie. Artykuł przedstawia projekt wysokorozdzielczego generatora odcinków czasu zaimplementowanego w strukturze programowalnej FPGA Xilinx Virtex 5 wraz z wynikami eksperymentalnymi uzyskanymi z wykorzystaniem oscyloskopu LeCroy 804Zi. Wzrost rozdzielczości jest możliwy dzięki stosowaniu łańcucha zbudowanego z elementów opóźniających sterowanych cyfrowo. Prezentowany generator pozwala na generowanie odcinków czasu o określonych przez użytkownika parametrach rozkładu Gausa. (Wysokorozdzielczy generator odcinków czasu).

[1]  Hongjoon Kim,et al.  Compact, tunable large group delay line , 2009 .

[2]  Dominik Sondej,et al.  High-Precision Time Digitizer Based on Multiedge Coding in Independent Coding Lines , 2016, IEEE Transactions on Instrumentation and Measurement.

[3]  Dariusz Chaberski.  Time-to-digital-converter based on multiple-tapped-delay-line , 2016 .

[4]  Ge Jin,et al.  Design of time interval generator based on hybrid counting method , 2016 .

[5]  Siliang Wu,et al.  Large Dynamic Range Accurate Digitally Programmable Delay Line with 250-ps Resolution , 2006, 2006 8th international Conference on Signal Processing.

[6]  R. E. Abdel-Aal.  A programmable Gaussian random pulse generator for automated performance measurements , 1989 .

[7]  Jinyuan Wu,et al.  Uneven bin width digitization and a timing calibration method using cascaded PLL , 2014, 2014 19th IEEE-NPSS Real Time Conference.

[8]  T. I. Yuk,et al.  A compact and UWB time-delay line inspired by CRLH TL unit cell , 2010, TENCON 2010 - 2010 IEEE Region 10 Conference.

[9]  Poki Chen,et al.  FPGA Vernier Digital-to-Time Converter With 1.58 ps Resolution and 59.3 Minutes Operation Range , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.

[10]  Jun Zhang,et al.  Design of time delay lines with periodic microstrip line and composite right/left‐handed transmission line , 2009 .

[11]  Pawel Kwiatkowski,et al.  An Eight-Channel 4.5-ps Precision Timestamps-Based Time Interval Counter in FPGA Chip , 2016, IEEE Transactions on Instrumentation and Measurement.

[12]  Józef Kalisz,et al.  Review of methods for time interval measurements with picosecond resolution , 2004 .

[13]  Ryszard Szplet,et al.  5 ps Jitter Programmable Time Interval/Frequency Generator , 2017 .

[14]  Taiichi Otsuji,et al.  A 10-ps resolution, process-insensitive timing generator IC , 1989 .

[15]  Rui Xu,et al.  A high precision close‐loop programmable CMOS delay generator for UWB and time domain RF applications , 2011 .

[16]  Songcheol Hong,et al.  A K-Band CMOS Voltage Controlled Delay Line Based on an Artificial Left-Handed Transmission Line , 2008, IEEE Microwave and Wireless Components Letters.

[17]  Hossein Khalafi,et al.  A Flexible Multichannel Digital Random Pulse Generator Based on FPGA , 2013 .

[18]  Taiichi Otsuji,et al.  A 3-ns range, 8-ps resolution, timing generator LSI utilizing Si bipolar gate array , 1991 .

[19]  Marcin Kowalski,et al.  High-resolution time-interval measuring system implemented in single FPGA device , 2004 .

[20]  S. Cadeddu,et al.  High-resolution synthesizable digitally-controlled delay lines , 2014 .