DC and RF/analog performances of split source horizontal pocket and hetero stack TFETs considering interface trap charges: A simulation study

[1]  R. Saha,et al.  Parametric investigation and trap sensitivity of n-p-n double gate TFETs , 2022, Comput. Electr. Eng..

[2]  Jaya Madan,et al.  Reliability analysis of cost-efficient CH3NH3PbI3 based dopingless tunnel FET , 2021, Semiconductor Science and Technology.

[3]  R. Saha,et al.  Methods to Reduce Ambipolar Current of Various TFET Structures: a Review , 2021, Silicon.

[4]  S. Baishya,et al.  DC and RF/analog parameters in Ge‐source split drain‐ZHP‐TFET: Drain and pocket engineering technique , 2021, International Journal of Numerical Modelling: Electronic Networks, Devices and Fields.

[5]  Jaya Madan,et al.  Impact of interfacial charges on analog and RF performance of Mg2Si source heterojunction double-gate tunnel field effect transistor , 2021, Journal of Materials Science: Materials in Electronics.

[6]  Brinda Bhowmick,et al.  Noise behavior of vertical tunnel FETs under the influence of interface trap states , 2021, Microelectron. J..

[7]  C. Pandey,et al.  A simulation-based analysis of effect of interface trap charges on dc and analog/HF performances of dielectric pocket SOI-Tunnel FET , 2021, Microelectronics Reliability.

[8]  S. Baishya,et al.  Effect of Drain Engineering on DC and RF Characteristics in Ge-source SD-ZHP-TFET , 2021, 2021 Devices for Integrated Circuit (DevIC).

[9]  Anju,et al.  Design and Performance Analysis of Z-Shaped Charge Plasma TFET-based label-free Biosensor , 2021, 2021 Devices for Integrated Circuit (DevIC).

[10]  P. Singh,et al.  Impact of interface trap charges on electrical performance characteristics of a source pocket engineered Ge/Si heterojunction vertical TFET with HfO2/Al2O3 laterally stacked gate oxide , 2021 .

[11]  Kwanpyo Kim,et al.  2D MoS2 Charge Injection Memory Transistors Utilizing Hetero‐Stack SiO2/HfO2 Dielectrics and Oxide Interface Traps , 2021, Advanced Electronic Materials.

[12]  B. Bhowmick,et al.  Investigation of interface trap charges and temperature variation in heterostacked-TFET , 2020, Indian Journal of Physics.

[13]  B. Bhowmick,et al.  Modeling and Simulation of Optically Gated TFET for Near Infra-Red Sensing Applications and Its Low Frequency Noise Analysis , 2020, IEEE Sensors Journal.

[14]  B. Bhowmick,et al.  Investigation of Temperature Variation and Interface Trap Charges in Dual MOSCAP TFET , 2020, Silicon.

[15]  Kaushal Nigam,et al.  Impact of Interface Trap Charges on Analog/RF and Linearity Performances of Dual-Material Gate-Oxide-Stack Double-Gate TFET , 2020, IEEE Transactions on Device and Materials Reliability.

[16]  J. Woo,et al.  Vertical P-TFET With a P-Type SiGe Pocket , 2020, IEEE Transactions on Electron Devices.

[17]  Mehdi Saremi,et al.  A Novel PNPN-Like Z-Shaped Tunnel Field- Effect Transistor With Improved Ambipolar Behavior and RF Performance , 2017, IEEE Transactions on Electron Devices.

[18]  Liviu Militaru,et al.  Effect of interface traps for ultra-thin high-k gate dielectric based MIS devices on the capacitance-voltage characteristics , 2017, Microelectron. Reliab..

[19]  Ru Huang,et al.  A Novel Tunnel FET Design With Stacked Source Configuration for Average Subthreshold Swing Reduction , 2016, IEEE Transactions on Electron Devices.

[20]  Dimitri A. Antoniadis,et al.  Trap Assisted Tunneling and Its Effect on Subthreshold Swing of Tunnel FETs , 2016, IEEE Transactions on Electron Devices.

[21]  S. Baishya,et al.  Electrical noise in Circular Gate Tunnel FET in presence of interface traps , 2015 .

[22]  Mamidala Jagadesh Kumar,et al.  In-Built N+ Pocket p-n-p-n Tunnel Field-Effect Transistor , 2014, IEEE Electron Device Letters.

[23]  Runsheng Wang,et al.  A Comparative Study on the Impacts of Interface Traps on Tunneling FET and MOSFET , 2014, IEEE Transactions on Electron Devices.

[24]  A. Hikavyy,et al.  Fabrication and Analysis of a ${\rm Si}/{\rm Si}_{0.55}{\rm Ge}_{0.45}$ Heterojunction Line Tunnel FET , 2014, IEEE Transactions on Electron Devices.

[25]  S. Baishya,et al.  An Analytical Model for Fringing Capacitance in Double gate Hetero Tunnel FET and Analysis of effect of Traps and Oxide charges on Fringing Capacitance , 2012, VLSIC 2012.

[26]  Ming-Fu Li,et al.  Effect of Interface Traps and Oxide Charge on Drain Current Degradation in Tunneling Field-Effect Transistors , 2010, IEEE Electron Device Letters.

[27]  K. Banerjee,et al.  Steep Subthreshold Slope n- and p-Type Tunnel-FET Devices for Low-Power and Energy-Efficient Digital Circuits , 2009, IEEE Transactions on Electron Devices.

[28]  J.C.S. Woo,et al.  The Tunnel Source (PNPN) n-MOSFET: A Novel High Performance Transistor , 2008, IEEE Transactions on Electron Devices.

[29]  E. Cartier,et al.  Ultrathin high-K metal oxides on silicon: processing, characterization and integration issues , 2001 .

[30]  G. Masetti,et al.  Modeling of carrier mobility against carrier concentration in arsenic-, phosphorus-, and boron-doped silicon , 1983, IEEE Transactions on Electron Devices.

[31]  G.E. Moore,et al.  Cramming More Components Onto Integrated Circuits , 1998, Proceedings of the IEEE.

[32]  H. Hefner,et al.  Preamorphization Techniques for Shallow Junctions in SI , 1990 .