An Area and Power Efficient Design of Single Edge Triggered D-Flip Flop
暂无分享,去创建一个
Manoj Sharma | Arti Noor | Kunwar Singh | Satish Chandra Tiwari | Manoj Sharma | A. Noor | S. Tiwari | Kunwar Singh
[1] Vojin G. Oklobdzija,et al. Comparative analysis of double-edge versus single-edge triggered clocked storage elements , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).
[2] Vladimir Stojanovic,et al. Comparative analysis of master-slave latches and flip-flops for high-performance and low-power systems , 1999, IEEE J. Solid State Circuits.
[3] Razak Hossain,et al. Low power design using double edge triggered flip-flops , 1994, IEEE Trans. Very Large Scale Integr. Syst..
[4] Yu Chien-Cheng. Design of Low-Power Double Edge-Triggered Flip-Flop Circuit , 2007, 2007 2nd IEEE Conference on Industrial Electronics and Applications.
[5] Gary K. Yeap,et al. Practical Low Power Digital VLSI Design , 1997 .
[6] Kamran Eshraghian,et al. Principles of CMOS VLSI Design: A Systems Perspective , 1985 .
[7] Neil Weste,et al. Principles of CMOS VLSI Design , 1985 .