Design space exploration and data memory architecture design for a hybrid nano/CMOS dynamically reconfigurable architecture
暂无分享,去创建一个
[1] Charles M. Lieber,et al. High Performance Silicon Nanowire Field Effect Transistors , 2003 .
[2] Bruce F. Cockburn,et al. An electrical simulation model for the chalcogenide phase-change memory cell , 2003, Records of the 2003 International Workshop on Memory Technology, Design and Testing.
[3] Vaughn Betz,et al. VPR: A new packing, placement and routing tool for FPGA research , 1997, FPL.
[4] D. Strukov,et al. CMOL FPGA: a reconfigurable architecture for hybrid digital circuits with two-terminal nanodevices , 2005 .
[5] Konstantin K. Likharev,et al. Single-electron devices and their applications , 1999, Proc. IEEE.
[6] Wei Zhang,et al. NATURE: a hybrid nanotube/CMOS dynamically reconfigurable architecture , 2006, 2006 43rd ACM/IEEE Design Automation Conference.
[7] Srivaths Ravi,et al. Satisfiability-based test generation for nonseparable RTL controller-datapath circuits , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[8] André DeHon,et al. Nanowire-based programmable architectures , 2005, JETC.
[9] Niraj K. Jha,et al. An iterative improvement algorithm for low power data path synthesis , 1995, ICCAD.
[10] André DeHon,et al. Dynamically Programmable Gate Arrays: A Step Toward Increased Computational Density , 1996 .
[11] Tetsuhiro Suzuki,et al. Toggle magnetic random access memory cells scalable to a capacity of over 100 megabits , 2008 .
[12] Wei Zhang,et al. ALLCN: an automatic logic-to-layout tool for carbon nanotube based nanotechnology , 2005, 2005 International Conference on Computer Design.
[13] H. Meng,et al. Spin torque transfer structure with new spin switching configurations , 2007 .
[14] E.J. Nowak,et al. Turning silicon on its edge [double gate CMOS/FinFET technology] , 2004, IEEE Circuits and Devices Magazine.
[15] Jon M. Slaughter,et al. Magnetoresistive random access memory using magnetic tunnel junctions , 2003, Proc. IEEE.
[16] S. Perissakis,et al. Embedded DRAM for a reconfigurable array , 1999, 1999 Symposium on VLSI Circuits. Digest of Papers (IEEE Cat. No.99CH36326).
[17] Rudy Lauwereins,et al. ADRES: An Architecture with Tightly Coupled VLIW Processor and Coarse-Grained Reconfigurable Matrix , 2003, FPL.
[18] R. Stanley Williams,et al. CMOS-like logic in defective, nanoscale crossbars , 2004 .
[19] Masato Motomura,et al. An Embedded DRAM-FPGA Chip With Instantaneous Logic Reconfiguration , 1997, Symposium 1997 on VLSI Circuits.
[20] ZhangWei,et al. Design space exploration and data memory architecture design for a hybrid nano/CMOS dynamically reconfigurable architecture , 2009 .
[21] Li Shang,et al. Towards An Ultra-Low-Power Architecture Using Single-Electron Tunneling Transistors , 2007, 2007 44th ACM/IEEE Design Automation Conference.
[22] Charles M. Lieber,et al. Carbon nanotube-based nonvolatile random access memory for molecular computing , 2000, Science.
[23] Dimitrios Soudris,et al. An integrated FPGA design framework: custom designed FPGA platform and application mapping toolset development , 2004, 18th International Parallel and Distributed Processing Symposium, 2004. Proceedings..
[24] Kinam Kim,et al. Recent Advances in High Density Phase Change Memory (PRAM) , 2007, 2007 International Symposium on VLSI Technology, Systems and Applications (VLSI-TSA).
[25] S. Lai,et al. Current status of the phase change memory and its future , 2003, IEEE International Electron Devices Meeting 2003.
[26] Scott Hauck,et al. The Chimaera reconfigurable functional unit , 1997, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[27] Pierre G. Paulin,et al. Force-directed scheduling for the behavioral synthesis of ASICs , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[28] Steven M. Nowick,et al. ACM Journal on Emerging Technologies in Computing Systems , 2010, TODE.
[29] Srivaths Ravi,et al. Synthesis of Heterogeneous Distributed Architectures for Memory-Intensive Applications , 2003, ICCAD 2003.
[30] K. K. Likharev. Single-electron devices and their applications : Special issue on quantum devices and their applications , 1999 .
[31] Jing Guo,et al. Carbon Nanotube Field-Effect Transistors with Integrated Ohmic Contacts and High-κ Gate Dielectrics , 2004 .
[32] Mei Liu,et al. Three-dimensional CMOL: three-dimensional integration of CMOS/nanomaterial hybrid digital circuits , 2007 .
[33] R.F. Smith,et al. Carbon Nanotube Based Memory Development and Testing , 2007, 2007 IEEE Aerospace Conference.
[34] A. Javey. Carbon Nanotube Field-Effect Transistors , 2009 .
[35] Hyungsoon Shin,et al. Macro model and sense amplifier for a MRAM , 2002 .
[36] Michael J. Wilson,et al. Nanowire-based sublithographic programmable logic arrays , 2004, FPGA '04.
[37] Raphael Rubin,et al. 3D Nanowire-Based Programmable Logic , 2006, 2006 1st International Conference on Nano-Networks and Workshops.
[38] STEPHEN BROWN,et al. Minimizing FPGA Interconnect Delays , 1996, IEEE Des. Test Comput..
[39] Wei Zhang,et al. NanoMap: An Integrated Design Optimization Flow for a Hybrid Nanotube/CMOS Dynamically Reconfigurable Architecture , 2007, 2007 44th ACM/IEEE Design Automation Conference.
[40] Vaughn Betz,et al. How Much Logic Should Go in an FPGA Logic Block? , 1998, IEEE Des. Test Comput..