A versatile half-micron complementary BiCMOS technology for microprocessor-based smart power applications
暂无分享,去创建一个
[1] Oh-Kyong Kwon,et al. Optimized 60-V Lateral Dmos Devices for Vlsi Power Applications , 1991, 1991 Symposium on VLSI Technology.
[2] Krishna C. Saraswat,et al. TPM 9.2: MBiCMOS: A Device and Circuit Technique Scalable to the Sub-micron, Sub-2V Regime , 1991 .
[3] Shih Wei Sun,et al. Integration of power LDMOS into a low-voltage 0.5 mu m BiCMOS technology , 1992, 1992 International Technical Digest on Electron Devices Meeting.
[4] S. Colak,et al. Effects of drift region parameters on the static properties of power LDMOST , 1981, IEEE Transactions on Electron Devices.
[5] S. Mukherjee,et al. LDMOS and LIGT's in CMOS technology for power integrated circuits , 1987, 1987 International Electron Devices Meeting.
[6] Judy L. Sutor,et al. Industry trends in power integrated circuits , 1988, Technical Digest., International Electron Devices Meeting.
[7] S. Krishna,et al. An analog technology integrates bipolar, CMOS, and high-voltage DMOS transistors , 1984, IEEE Transactions on Electron Devices.
[8] Paul G. Y. Tsui,et al. A 0.4 micron fully complementary BiCMOS technology for advanced logic and microprocessor applications , 1991, International Electron Devices Meeting 1991 [Technical Digest].
[9] Paul G. Y. Tsui,et al. Study of BiCMOS logic gate configurations for improved low-voltage performance , 1993 .