A 7F/sup 2/ cell and bitline architecture featuring tilted array devices and penalty-free vertical BL twists for 4 Gb DRAM's
暂无分享,去创建一个
G. Daniel | D. Hanson | M. Wordeman | T. Kirihata | C. Radens | H. Hoenigschmid | W. Weber | G. Mueller | J. Alsmeier | A. Frey | J. DeBrosse | D. Storaska | B. Ji | G. Frankowsky | K. Guay | L. Hsu | D. Netis | S. Panaroni | A. Reith | O. Weinfurtner
[1] John K. DeBrosse,et al. A 286 mm/sup 2/ 256 Mb DRAM with /spl times/32 both-ends DQ , 1996 .
[2] Lee,et al. Highly Manufacturable 1Gb SDRAM , 1997, 1997 Symposium on VLSI Technology.