A folding technique for reducing circuit complexity of flash ADC decoders

The performance of a decoder is one of the factors that dominate the performance of a flash ADC. In this paper a folding technique is proposed to reduce the decoder circuit complexity. After folding, a k-bit decoder is replaced with two sub-decoders. The decoding of the upper k/2 bits and the lower k/2 bits can be accomplished respectively. Consequently, the number of inputs to the decoder is reduced to the square root of the original. Analytic results show that for different decoder structures, more than 17% of hardware and 13% of time delay can be saved. Moreover, the tolerance of bubble induced errors is enhanced. A 6-bit flash ADC has been implemented in 0.18-μm CMOS that occupies 0.37 mm × 0.35 mm active area. Simulations show that the figure-of-merit number is as low as 1.03 pJ/convsetp at 1G Sample/s and the maximum bubble induced error is limited to the number of bubbles.

[1]  David A. Johns,et al.  Analog Integrated Circuit Design , 1996 .

[2]  A. Boni,et al.  A novel coding scheme for the ROM of parallel ADCs, featuring reduced conversion noise in the case of single bubbles in the thermometer code , 1998, 1998 IEEE International Conference on Electronics, Circuits and Systems. Surfing the Waves of Science and Technology (Cat. No.98EX196).

[3]  Kyusun Choi,et al.  Fat tree encoder design for ultra-high speed flash A/D converters , 2002, The 2002 45th Midwest Symposium on Circuits and Systems, 2002. MWSCAS-2002..

[4]  M. Vertregt,et al.  A 6b 1.6 Gsample/s flash ADC in 0.18 /spl mu/m CMOS using averaging termination , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[5]  E. Sail,et al.  A multiplexer based decoder for flash analog-to-digital converters , 2004, 2004 IEEE Region 10 Conference TENCON 2004..

[6]  Michiel Steyaert,et al.  A 100 MHz 8 bit CMOS interpolating A/D converter , 1993, Proceedings of IEEE Custom Integrated Circuits Conference - CICC '93.

[7]  K. Ola Andersson,et al.  A study of digital decoders in flash analog-to-digital converters , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[8]  Mark Vesterbacka,et al.  Thermometer-to-binary decoders for flash analog-to-digital converters , 2007, 2007 18th European Conference on Circuit Theory and Design.

[9]  Chun-Cheng Huang,et al.  A background comparator calibration technique for flash analog-to-digital converters , 2005, IEEE Transactions on Circuits and Systems I: Regular Papers.

[10]  M. Vertregt,et al.  A 6b 1.6 Gsample/s flash ADC in 0.18 μm CMOS using averaging termination , 2002 .

[11]  Michel Steyaert,et al.  A 6-bit 1 GHz acquisition speed CMOS flash ADC with digital error correction , 2000, Proceedings of the IEEE 2000 Custom Integrated Circuits Conference (Cat. No.00CH37044).

[12]  Asad A. Abidi,et al.  A 6 b 1.3 GSample/s A/D converter in 0.35 μm CMOS , 2001 .

[13]  Pedro M. Figueiredo,et al.  Averaging technique in flash analog-to-digital converters , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.

[14]  Michel Declercq,et al.  New encoding scheme for high-speed flash ADC's , 1997, Proceedings of 1997 IEEE International Symposium on Circuits and Systems. Circuits and Systems in the Information Age ISCAS '97.

[15]  A. Abidi,et al.  A 6 b 1.3 GSample/s A/D converter in 0.35 /spl mu/m CMOS , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).

[16]  S. Tsukamoto,et al.  A CMOS 6b 400 M sample/s ADC with error correction , 1998, 1998 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. First Edition (Cat. No.98CH36156).

[17]  R. Jacob Baker,et al.  CMOS Circuit Design, Layout, and Simulation , 1997 .