A vertex-list approach to 2D HW multitasking management in RTR FPGAs

This paper presents a novel approach to the management of run-time reconfigurable resources by an operating system with extended hardware multitasking functionality. Rectangular hardware tasks are placed at free locations in a two dimensional reconfigurable resource. Area management is done with techniques derived from bin-packing heuristics. A structure consisting of a set of vertex lists, each one describing the contour of each unoccupied area fragment in the reconfigurable device is presented. Some vertices of such structures may be used as candidate locations for the tasks, with bottomleft or top-right heuristics. We show that our approach has a reasonable complexity and gives better results, in terms of device fragmentation, than similar approaches.

[1]  Mihai Budiu Application-Specific Hardware: Computing Without CPUs , 2001 .

[2]  Scott Hauck,et al.  Configuration relocation and defragmentation for reconfigurable computing , 2000, Proceedings 2000 IEEE Symposium on Field-Programmable Custom Computing Machines (Cat. No.PR00871).

[3]  Oliver Diessel,et al.  Opportunities for Operating Systems Research in Recon gurable Computing , 1999 .

[4]  Herbert Walder Non-preemptive Multitasking on FPGAs: Task Placement and Footprint Transform , 2002 .

[5]  Juan Carlos López,et al.  A Hardwar Operating System for Dynamic Reconfiguration of FPGAs , 1998, FPL.

[6]  Oliver Diessel,et al.  Chip-Based Reconfigurable Task Management , 2001, FPL.

[7]  Gordon J. Brebner,et al.  A Virtual Hardware Operating System for the Xilinx XC6200 , 1996, FPL.

[8]  A. DeHon Array-Based Architecture for Molecular Electronics , 2001 .

[9]  Scott Hauck,et al.  Reconfigurable computing: a survey of systems and software , 2002, CSUR.

[10]  Daniele Vigo,et al.  The Three-Dimensional Bin Packing Problem , 2000, Oper. Res..

[11]  Gerhard J. Woeginger,et al.  Approximate solutions to bin packing problems , 2002 .

[12]  Scott McMillan,et al.  Partial Run-Time Reconfiguration Using JRTR , 2000, FPL.

[13]  Majid Sarrafzadeh,et al.  Fast Template Placement for Reconfigurable Computing Systems , 2000, IEEE Des. Test Comput..

[14]  Oliver Diessel,et al.  On Dynamic Task Scheduling for EPGA-Based Systems , 2001, Int. J. Found. Comput. Sci..

[15]  Seth Copen Goldstein,et al.  NanoFabrics: spatial computing using molecular electronics , 2001, Proceedings 28th Annual International Symposium on Computer Architecture.