A Pipelined, Single Precision Floating-Point Logarithm Computation Unit in Hardware

A large number of scientific applications rely on the computing of logarithm. Thus, accelerating the speed of computing logarithms is significant and necessary. To this end, we present the realization of a pipelined Logarithm Computation Unit (LCU) in hardware that uses lookup table and interpolation techniques. The presented LCU supports single precision arithmetic with fixed accuracy and speed. We estimate that it can generate 2.9G single precision values per second under a 65nm fabrication process. In addition, the accuracy is at least 21 bits while lookup table size is about 7.776KB. To the best of our knowledge, our LCU achieves the fastest speed at its current accuracy and table size. This work is funded by the IBM Center for Advanced Studies

[1]  Sun Hai-jun.  Design of 43-bit Floating-Point Pipelined Multiplier , 2006 .

[2]  Gerald Friedland,et al.  A Hardware-Independent Fast Logarithm Approximation with Adjustable Accuracy , 2008, 2008 Tenth IEEE International Symposium on Multimedia.

[3]  Alexandros Stamatakis,et al.  FPGA Optimizations for a Pipelined Floating-Point Exponential Unit , 2011, ARC.

[4]  Randy H. Katz,et al.  Contemporary Logic Design , 2004 .

[5]  Florent de Dinechin,et al.  Automatic generation of polynomial-based hardware architectures for function evaluation , 2010, ASAP 2010 - 21st IEEE International Conference on Application-specific Systems, Architectures and Processors.

[6]  Ying Zheng.  Comparison of High Speed Multipliers , 2003 .

[7]  Behrooz Parhami,et al.  Computer arithmetic - algorithms and hardware designs , 1999 .

[8]  William N. Carr,et al.  Semiconductor Memory Design and Application , 1973 .

[9]  Charles R. Kime,et al.  Logic and Computer Design Fundamentals , 1997 .

[10]  Israel Koren.  Computer arithmetic algorithms , 1993 .

[11]  Alexandros Stamatakis,et al.  Efficient floating-point logarithm unit for FPGAs , 2010, 2010 IEEE International Symposium on Parallel & Distributed Processing, Workshops and Phd Forum (IPDPSW).

[12]  Kiyoo Itoh,et al.  Vlsi Memory Chip Design , 2006 .