Concepts of high level synthesis using SystemC

The paper shows the concepts of high level synthesis with SystemC. One important aspect of using SystemC classes is that you can use the same environment for all steps in the synthesis flow. This concept makes the unified system design methodology starting from functional verification to synthesis and architectural verification.

[1]  George K. Papakonstantinou,et al.  Behavioral synthesis with SystemC , 2001, Proceedings Design, Automation and Test in Europe. Conference and Exhibition 2001.

[2]  Daniel D. Gajski,et al.  High ― Level Synthesis: Introduction to Chip and System Design , 1992 .

[3]  Emmanuel Ifeachor,et al.  Digital Signal Processing: A Practical Approach , 1993 .

[4]  Yukihide Kohira.  国際会議参加報告:Asia and South Pacific Design Automation Conference , 2012 .

[5]  Abhijit Ghosh,et al.  Methodology for hardware/software co-verification in C/C++ , 2000, Proceedings 2000. Design Automation Conference. (IEEE Cat. No.00CH37106).