Architecture, Dataflow and Physical Design Implications of 3D-ICs for DNN-Accelerators