On-line testing of globally asynchronous circuits

The problem of on-line testing of asynchronous circuits is analyzed, several infrastructures are proposed and a self-checking tree checker is designed. The checker uses on-demand self-test, which reduces power consumption and guarantees bounded self-test period. Objects under test are tested by observing protocols at their primary inputs and outputs. The checker does not slow down the functional system, as it only samples the signals. The protocols are checked by identifying enabled and refused signal transitions in each state of the system. The fault coverage of internal faults of the checker is calculated. Simulation results are included.

[1]  Alexandre Yakovlev,et al.  Signal Graphs: From Self-Timed to Timed Ones , 1985, PNPM.

[2]  G. Russell,et al.  A comparative study of the design of synchronous and asynchronous self-checking RISC processors , 2004, Proceedings. 10th IEEE International On-Line Testing Symposium.

[3]  Alex Yakovlev,et al.  Asynchronous circuit synthesis by direct mapping: interfacing to environment , 2002, Proceedings Eighth International Symposium on Asynchronous Circuits and Systems.

[4]  Michael Nicolaidis.  On-line testing for VLSI , 1997, Proceedings International Test Conference 1997.

[5]  Abhijit Chatterjee,et al.  Sizing CMOS circuits for increased transient error tolerance , 2004, Proceedings. 10th IEEE International On-Line Testing Symposium.

[6]  F. Xia,et al.  Asynchronous circuit synthesis via direct translation , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[7]  P. K. Lala.  Self-Checking and Fault-Tolerant Digital Design , 1995 .

[8]  Ran Ginosar,et al.  Self-timed is self-checking , 1995, J. Electron. Test..

[9]  Ran Ginosar,et al.  Data synchronization issues in GALS SoCs , 2004, 10th International Symposium on Asynchronous Circuits and Systems, 2004. Proceedings..

[10]  Michael Nicolaidis,et al.  Embedded robustness IPs for transient-error-free ICs , 2002, IEEE Design & Test of Computers.

[11]  RENA DAVID,et al.  Modular Design of Asynchronous Circuits Defined by Graphs , 1977, IEEE Transactions on Computers.

[12]  C. A. R. Hoare,et al.  Communicating sequential processes , 1978, CACM.

[13]  Luciano Lavagno,et al.  On the models for asynchronous circuit behaviour with OR causality , 1996, Formal Methods Syst. Des..

[14]  Alian J. Martin,et al.  Testing delay-insensitive circuits , 1991 .

[15]  Alexandre Yakovlev,et al.  Off-line testing of asynchronous circuits , 2005, 18th International Conference on VLSI Design held jointly with 4th International Conference on Embedded Systems Design.

[16]  Jens Sparsø,et al.  Principles of Asynchronous Circuit Design , 2001 .

[17]  Régis Leveugle,et al.  Asynchronous circuits sensitivity to fault injection , 2004, Proceedings. 10th IEEE International On-Line Testing Symposium.

[18]  Alexandre Yakovlev,et al.  Low-latency control structures with slack , 2003, Ninth International Symposium on Asynchronous Circuits and Systems, 2003. Proceedings..