论文信息 - A 14-bit delta-sigma ADC with 8/spl times/ OSR and 4-MHz conversion bandwidth in a 0.18-/spl mu/m CMOS process

A 14-bit delta-sigma ADC with 8/spl times/ OSR and 4-MHz conversion bandwidth in a 0.18-/spl mu/m CMOS process

A 14-bit 8/spl times/ oversampling delta-sigma (/spl Delta//spl Sigma/) analog-to-digital converter (ADC) for wide-band communication applications has been developed. By using a novel architecture, a high maximum out-of-band quantization noise gain (Q/sub max/) is realized, which greatly improves the SNR and tonal behavior. The ADC employs a fifth-order single-stage structure with a 4-bit quantizer. It achieves 82-dB SNDR and 103-dB SFDR at 4-MHz conversion bandwidth with a single 1.8-V power supply.

T. Fiez | Ruoxin Jiang

[1] E. Swanson,et al. A monolithic 20 b delta-sigma A/D converter , 1990, 1990 37th IEEE International Conference on Solid-State Circuits.

[2] Gabor C. Temes,et al. Oversampling delta-sigma data converters : theory, design, and simulation , 1992 .

[3] R. Baird,et al. Linearity enhancement of multibit /spl Delta//spl Sigma/ A/D and D/A converters using data weighted averaging , 1995 .

[4] Todd L. Brooks,et al. A cascaded sigma-delta pipeline A/D converter with 1.25 MHz signal bandwidth and 89 dB SNR , 1997 .

[5] C. Samori,et al. Double-index averaging: a novel technique for dynamic element matching in /spl Sigma/-/spl Delta/ A/D converters , 1999 .

[6] L. Longo,et al. A 90-dB SNR 2.5-MHz output-rate ADC using cascaded multibit delta-sigma modulation at 8/spl times/ oversampling ratio , 2000, IEEE Journal of Solid-State Circuits.

[7] W. Sansen,et al. A high-performance multibit /spl Delta//spl Sigma/ CMOS ADC , 2000, IEEE Journal of Solid-State Circuits.

[8] Bruce A. Wooley,et al. A 2.5-V sigma-delta modulator for broadband communications applications , 2001 .

[9] V. Fong,et al. A 64-MHz clock-rate /spl Sigma//spl Delta/ ADC with 88-dB SNDR and -105-dB IM3 distortion at a 1.5-MHz signal frequency , 2002 .