A skew-tolerant design scheme for over 1-GHz LSIs

We have developed a circuit design which uses heterogeneous pipelines and latches to maximize hidable clock skew and jitter. With it, the hidable portion of the sum of clock skew and jitter is as large as a fourth of cycle time. In 0.15-µm CMOS LSIs of 500-MHz and 1- GHz based on our new design, performance was, respectively, 22% and 66% better than that of similar FF-based LSIs. We have also developed a 64-b floating-point multiplier that incorporates high-speed dual-rail domino logic into our design and have fabricated it using 0.25-µm CMOS process technology.

[1]  Ching-Te Chuang,et al.  A 400 MHz S/390 microprocessor , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.

[2]  M.A. Horowitz,et al.  Skew-tolerant domino circuits , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.

[3]  Tatsuya Nakamura,et al.  Floating-point datapaths with online built-in self speed test , 1997 .

[4]  H. Yamada,et al.  Floating point datapaths with on-line built-in self speed test , 1996, Proceedings of Custom Integrated Circuits Conference.

[5]  M. Nishida,et al.  A 250 MHz CMOS floating-point divider with operand pre-scaling , 1999, 1999 Symposium on VLSI Circuits. Digest of Papers (IEEE Cat. No.99CH36326).

[6]  R. Allmon,et al.  A 300 MHz 64 b quad-issue CMOS RISC microprocessor , 1995, Proceedings ISSCC '95 - International Solid-State Circuits Conference.