An Application-Specific Protocol/Network for Massive Parallel Testing

In an effort to substantially reduce the relatively high chip testing time, an application specific protocol/network named Test Area Network (TAN) is proposed based on the open standard suggestion for automatic test equipment. TAN architecture speeds up testing manifold and thus reduces the overall test cost significantly. The advantages of the proposed architecture come from the radically new idea of using packet switched network as the mode of communication between test equipment and tens of device under test.

[1]  Krishnendu Chakrabarty,et al.  Test data compression for system-on-a-chip using Golomb codes , 2000, Proceedings 18th IEEE VLSI Test Symposium.

[2]  Krishnendu Chakrabarty,et al.  Test resource optimization for multi-site testing of SOCs under ATE memory depth constraints , 2002, Proceedings. International Test Conference.

[3]  John A. Waicukauski,et al.  Scan test data volume reduction in multi-clocked designs with safe capture technique , 2002, Proceedings. International Test Conference.

[4]  M. Nourani,et al.  ZIP-ATE : Zero-to-Infinity Pins ATE Using Packet Switched Network , 2022 .

[5]  Kuen-Jong Lee,et al.  Broadcasting test patterns to multiple circuits , 1999, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[6]  D. Potter.  Using Ethernet for industrial I/O and data acquisition , 1999, IMTC/99. Proceedings of the 16th IEEE Instrumentation and Measurement Technology Conference (Cat. No.99CH36309).

[7]  William Stallings,et al.  High-Speed Networks and Internets: Performance and Quality of Service , 2002 .

[8]  Rohit Kapur,et al.  A new methodology for improved tester utilization , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).

[9]  Mehrdad Nourani,et al.  TAN: a packet switched network for VLSI testing , 2003, Proceedings. 12th International Conference on Computer Communications and Networks (IEEE Cat. No.03EX712).

[10]  Srivaths Ravi,et al.  Reducing test application time in high-level test generation , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).

[11]  Mehrdad Nourani,et al.  Testing high-speed SoCs using low-speed ATEs , 2002, Proceedings 20th IEEE VLSI Test Symposium (VTS 2002).

[12]  Ajay Khoche,et al.  Test economics for multi-site test with modern cost reduction techniques , 2002, Proceedings 20th IEEE VLSI Test Symposium (VTS 2002).

[13]  C. Gray,et al.  Transparent factories through industrial internets , 1999, Engineering Solutions for the Next Millennium. 1999 IEEE Canadian Conference on Electrical and Computer Engineering (Cat. No.99TH8411).

[14]  Nur A. Touba,et al.  Scan vector compression/decompression using statistical coding , 1999, Proceedings 17th IEEE VLSI Test Symposium (Cat. No.PR00146).