A GIDL-Current Model for Advanced MOSFET Technologies Implemented into HiSIM2
暂无分享,去创建一个
A GIDL (Gate Induced Drain Leakage) current model for advanced MOSFETs has been proposed and implemented into HiSIM2, first complete surface potential based model. The model consists of one tunneling mechanism considering two tunneling currents, band to band tunneling (BTBT) and trap assisted tunneling (TAT), and requires totally 7 model parameters covering all bias conditions. Simulation results of NFETs and PFETs reproduce measurements for any device size without binning. Validity of the model has been tested with a circuit, which is sensitive to the change of the stored charge due to tunneling current.
[1] Zhiping Yu,et al. Analysis of GIDL Dependence on STI-induced Mechanical Stress , 2005, 2005 IEEE Conference on Electron Devices and Solid-State Circuits.
[2] Mitiko Miura-Mattausch,et al. MOSFET modeling gets physical , 2001 .