Enclosed layout transistors in saturation

The fabrication of radiation tolerant devices is an emerging field with multiple applications in the space and high-energy physics domains. The reduction of radiation-induced oxide trapped charge characteristic of deep submicron CMOS processes can be boosted if appropriate layout styles such as the gate-enclosed layout transistors are used. In this paper we will present an analytical I-V model of these devices in both the linear and saturation regions of operation and a comparison to experimental data from fabricated devices.

[1]  D.M. Gingrich,et al.  Study of N-channel MOSFETs with an enclosed-gate layout in a 0.18 /spl mu/m CMOS technology , 2005, IEEE Transactions on Nuclear Science.

[2]  Walter Snoeys,et al.  A new NMOS layout structure for radiation tolerance , 2001 .

[3]  V. Kasemsuwan,et al.  A physical DC model of short channel MOS transistor using trapezoidal Gaussian surface , 2000, ICSE 2000. 2000 IEEE International Conference on Semiconductor Electronics. Proceedings (Cat. No.00EX425).

[4]  G. Cervelli,et al.  Radiation-induced edge effects in deep submicron CMOS transistors , 2005, IEEE Transactions on Nuclear Science.

[5]  Diego Cabello,et al.  Performance analysis of high-speed MOS transistors with different layout styles , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[6]  Diego Cabello,et al.  Improved Analytical I-V model for polygonal-shape enclosed layout transistors , 2007, 2007 18th European Conference on Circuit Theory and Design.

[7]  E. E. King,et al.  Reliability enhancement in high-performance MOSFETs by annular transistor design , 2004, IEEE Transactions on Nuclear Science.

[8]  Federico Faccio,et al.  Radiation tolerant VLSI circuits in standard deep submicron CMOS technologies for the LHC experiments: practical design aspects , 1999 .

[9]  A. Mekkaoui,et al.  30Mrad(SiO2) radiation tolerant pixel front end for the BTEV experiment , 2001 .

[10]  P. Grignoux,et al.  Modeling of MOS transistors with nonrectangular-gate geometries , 1982, IEEE Transactions on Electron Devices.

[11]  Federico Faccio,et al.  A pixel readout chip for 10-30 Mrad in standard 0.25 μm CMOS , 1998 .

[12]  Y. Tsividis.  Operation and modeling of the MOS transistor , 1987 .