High-speed and memory-efficient VLSI design of 2D DWT for JPEG2000

A highly pipelined line-based one-level 2D discrete wavelet transform (DWT) VLSI design is proposed using two line-FIFOs in 5/3 wavelet type and performing with input speed up to 2 samples/cycle. Furthermore, a recursive multi-level wavelet decomposition architecture using a dual buffer scheme is proposed to reduce the memory for wavelet coefficients to 1/4 Tile size. The two proposals allow for a 2D DWT architecture for JPEG2000 that is both high-speed and memory-efficient.

[1]  Chaitali Chakrabarti,et al.  A high-performance JPEG2000 architecture , 2003, IEEE Trans. Circuits Syst. Video Technol..

[2]  Liang-Gee Chen,et al.  Generic RAM-based architectures for two-dimensional discrete wavelet transform with line-based method , 2005, IEEE Transactions on Circuits and Systems for Video Technology.

[3]  Bing-Fei Wu,et al.  An efficient architecture for JPEG2000 coprocessor , 2004, IEEE Transactions on Consumer Electronics.

[4]  Bing-Fei Wu,et al.  A high-performance and memory-efficient pipeline architecture for the 5/3 and 9/7 discrete wavelet transform of JPEG2000 codec , 2005, IEEE Transactions on Circuits and Systems for Video Technology.

[5]  Tughrul Arslan,et al.  Low power embedded extension algorithm for lifting-based discrete wavelet transform in JPEG2000 , 2001 .