A Survey of Hardware Technologies for Mixed-Critical Integration Explored in the Project EMC^2

In the sandbox world of cyber-physical systems and internet-of-things a number of applications is only eclipsed by a number of products that provide solutions for specific problem or set of problems. Initiatives like the European project \(EMC^2\) serve as cross-disciplinary incubators for novel technologies and fuse them together with state-of-the-art industrial applications. This paper reflects on challenges in scope of hardware architectures and related technologies. It also provides a short overview of several technologies explored in the project that provide bridging solutions for these problems.

[1]  Radu Grosu,et al.  A heterogeneous time-triggered architecture on a hybrid system-on-a-chip platform , 2016, 2016 IEEE 25th International Symposium on Industrial Electronics (ISIE).

[2]  Ashok B. Mehta SystemVerilog Assertions and Functional Coverage: Guide to Language, Methodology and Applications , 2013 .

[3]  Gerald Holweg,et al.  Time-of-Flight 3D imaging for mixed-critical systems , 2015, 2015 IEEE 13th International Conference on Industrial Informatics (INDIN).

[4]  Sascha Uhrig,et al.  WCET Analysis of Parallel Benchmarks using On-Demand Coherent Cache , 2014 .

[5]  Sascha Uhrig,et al.  Performance Evaluation of the Time Analysable On-Demand Coherent Cache , 2013, 2013 12th IEEE International Conference on Trust, Security and Privacy in Computing and Communications.

[6]  Charles Clos,et al.  A study of non-blocking switching networks , 1953 .

[7]  Thomas Schuster,et al.  SoCRocket - A virtual platform for the European Space Agency's SoC development , 2014, 2014 9th International Symposium on Reconfigurable and Communication-Centric Systems-on-Chip (ReCoSoC).

[8]  Kerstin Eder,et al.  Energy Transparency for Deeply Embedded Programs , 2017, ACM Trans. Archit. Code Optim..

[9]  Kerstin Eder,et al.  A Benes Based NoC Switching Architecture for Mixed Criticality Embedded Systems , 2016, 2016 IEEE 10th International Symposium on Embedded Multicore/Many-core Systems-on-Chip (MCSOC).

[10]  Christian El Salloum,et al.  The ACROSS MPSoC - A New Generation of Multi-core Processors Designed for Safety-Critical Embedded Systems , 2012, DSD.

[11]  Rainer Buchty,et al.  A Scriptable Standard-Compliant Reporting and Logging Framework for SystemC , 2016, ACM Trans. Embed. Comput. Syst..

[12]  Sascha Uhrig,et al.  A real‐time capable coherent data cache for multicores , 2014, Concurr. Comput. Pract. Exp..

[13]  Christian El Salloum,et al.  The ACROSS MPSoC -- A New Generation of Multi-core Processors Designed for Safety-Critical Embedded Systems , 2012, 2012 15th Euromicro Conference on Digital System Design.

[14]  Sanjit A. Seshia,et al.  Introduction to Embedded Systems , 2009 .

[15]  G.E. Moore,et al.  Cramming More Components Onto Integrated Circuits , 1998, Proceedings of the IEEE.

[16]  Selma Saidi,et al.  Slack-based resource arbitration for real-time Networks-on-Chip , 2016, 2016 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[17]  V. Benes On rearrangeable three-stage connecting networks , 1962 .

[18]  Ashok B. Mehta System Verilog Assertions , 2014 .

[19]  Rainer Buchty,et al.  Universal Scripting Interface for SystemC , 2015 .

[20]  Rainer Buchty,et al.  On RTL to TLM Abstraction to Benefit Simulation Performance and Modeling Productivity in NoC Design Exploration , 2014, NoCArc '14.