Comparison of DC and AC NBTI kinetics in RMG Si and SiGe p-FinFETs

An ultrafast characterization method is used to study DC and AC NBTI in Si and SiGe channel core RMG p-FinFETs. The time evolution of degradation during and after stress, and the impact of stress bias, temperature, frequency and duty cycle are characterized. A physics-based model is used to qualitatively explain measured data. The similarities and differences of DC and AC NBTI in Si and SiGe channel devices are highlighted.

[1]  B. Kaczer,et al.  NBTI in Replacement Metal Gate SiGe core FinFETs: Impact of Ge concentration, fin width, fin rotation and interface passivation by high pressure anneals , 2016, 2016 IEEE International Reliability Physics Symposium (IRPS).

[2]  Narendra Parihar,et al.  Consistency of the Two Component Composite Modeling Framework for NBTI in Large and Small Area p-MOSFETs , 2017, IEEE Transactions on Electron Devices.

[3]  E. Cartier,et al.  Fundamental aspects of HfO2-based high-k metal gate stack reliability and implications on tinv-scaling , 2011, 2011 International Electron Devices Meeting.

[4]  S. Narasimha,et al.  A manufacturable dual channel (Si and SiGe) high-k metal gate CMOS technology with multiple oxides for high performance and low power applications , 2011, 2011 International Electron Devices Meeting.

[5]  Souvik Mahapatra,et al.  Ultrafast AC–DC NBTI Characterization of Deep IL Scaled HKMG p-MOSFETs , 2013, IEEE Electron Device Letters.

[7]  Narendra Parihar,et al.  Resolution of disputes concerning the physical mechanism and DC/AC stress/recovery modeling of Negative Bias Temperature Instability (NBTI) in p-MOSFETs , 2017, 2017 IEEE International Reliability Physics Symposium (IRPS).

[8]  S. Mahapatra,et al.  Characterization Methods for BTI Degradation and Associated Gate Insulator Defects , 2016 .

[9]  Souvik Mahapatra,et al.  Combined trap generation and transient trap occupancy model for time evolution of NBTI during DC multi-cycle and AC stress , 2015, 2015 IEEE International Reliability Physics Symposium.

[10]  James H. Stathis,et al.  Reliability challenges for the 10nm node and beyond , 2014, 2014 IEEE International Electron Devices Meeting.

[11]  M. Choe,et al.  Technology scaling on High-K & Metal-Gate FinFET BTI reliability , 2013, 2013 IEEE International Reliability Physics Symposium (IRPS).

[12]  Narendra Parihar,et al.  A Modeling Framework for NBTI Degradation Under Dynamic Voltage and Frequency Scaling , 2016, IEEE Transactions on Electron Devices.

[13]  A. Rahman,et al.  Intrinsic transistor reliability improvements from 22nm tri-gate technology , 2013, 2013 IEEE International Reliability Physics Symposium (IRPS).

[14]  A. Brand,et al.  HKMG process impact on N, P BTI: Role of thermal IL scaling, IL/HK integration and post HK nitridation , 2013, 2013 IEEE International Reliability Physics Symposium (IRPS).

[15]  R. G. Southwick,et al.  SiGe composition and thickness effects on NBTI in replacement metal gate / high-κ technologies , 2014, 2014 IEEE International Reliability Physics Symposium.

[16]  M. Alam,et al.  A Comparative Study of Different Physics-Based NBTI Models , 2013, IEEE Transactions on Electron Devices.