A novel segmentation scheme for DTC-based ΔΣ fractional-N PLL

The adoption of the digital/time converter (DTC) circuit has improved the performance of ΔΣ fractional-N phase-locked loops (PLLs). Accurate cancellation of ΔΣ quantization error via the DTC requires an automatic calibration made by an LMS loop. A high-order ΔΣ speeds up calibration convergence and improves PLL spectral purity, though at the price of larger quantization error and wider DTC range. To overcome this problem, we propose an innovative parallel segmentation scheme which reduces the range of quantization error without compromising spectral purity and convergence speed. The effectiveness of the proposed segmentation scheme is demonstrated via behavioral-level simulations of a digital PLL and compared to the conventional cascaded segmentation scheme.

[1]  Michael Peter Kennedy,et al.  Masked Dithering of MASH Digital Delta-Sigma Modulators with Constant Inputs Using Linear Feedback Shift Registers , 2016, IEEE Transactions on Circuits and Systems I: Regular Papers.

[2]  Giovanni Marzin,et al.  An Adaptive Pre-Distortion Technique to Mitigate the DTC Nonlinearity in Digital PLLs , 2014, IEEE Journal of Solid-State Circuits.

[3]  Salvatore Levantino,et al.  Power-jitter trade-off analysis in digital-to-time converters , 2017 .

[4]  Giovanni Marzin,et al.  A 2.9-to-4.0GHz fractional-N digital PLL with bang-bang phase detector and 560fsrms integrated jitter at 4.5mW power , 2011, 2011 IEEE International Solid-State Circuits Conference.

[5]  Salvatore Levantino,et al.  A Wideband 3.6 GHz Digital ΔΣ Fractional-N PLL With Phase Interpolation Divider and Digital Spur Cancellation , 2011, IEEE Journal of Solid-State Circuits.

[6]  Ahmed Elkholy,et al.  A 3.7mW 3MHz bandwidth 4.5GHz digital fractional-N PLL with −106dBc/Hz In-band noise using time amplifier based TDC , 2014, 2014 Symposium on VLSI Circuits Digest of Technical Papers.

[7]  Salvatore Levantino,et al.  Analysis of fractional-n bang-bang digital PLLs using phase switching technique , 2016, 2016 12th Conference on Ph.D. Research in Microelectronics and Electronics (PRIME).

[8]  Michael Peter Kennedy,et al.  Influence of Initial Conditions on the Fundamental Periods of LFSR-Dithered MASH Digital Delta–Sigma Modulators With Constant Inputs , 2017, IEEE Transactions on Circuits and Systems II: Express Briefs.

[9]  Dmytro Cherniak,et al.  digPLL-Lite: A Low-Complexity, Low-Jitter Fractional-N Digital PLL Architecture , 2013, IEEE Journal of Solid-State Circuits.

[10]  Michael Peter Kennedy,et al.  Hardware Reduction in Digital Delta-Sigma Modulators via Bus-Splitting and Error Masking—Part II: Non-Constant Input , 2012, IEEE Transactions on Circuits and Systems I: Regular Papers.

[11]  Michael Peter Kennedy,et al.  Hardware Reduction in Digital Delta-Sigma Modulators Via Bus-Splitting and Error Masking—Part I: Constant Input , 2011, IEEE Transactions on Circuits and Systems I: Regular Papers.

[12]  Salvatore Levantino,et al.  Multipath adaptive cancellation of divider non-linearity in fractional-N PLLs , 2011, 2011 IEEE International Symposium of Circuits and Systems (ISCAS).

[13]  Li Lin,et al.  9.6 A 2.7-to-4.3GHz, 0.16psrms-jitter, −246.8dB-FOM, digital fractional-N sampling PLL in 28nm CMOS , 2016, 2016 IEEE International Solid-State Circuits Conference (ISSCC).