On removing redundancy in sequential circuits

A procedure of removing redundancy in large sequential circuits Is proposed. In this procedure, no global reset state is required and no state transition informa- tion is needed. A definition of sequential redundancy is first given. We show that if a fault is potentially undetectable (p- undetectable), it is sequentially redundant. An algorithm of identifying p-undetectable faults is then described. For large circuits, we propose a practical procedure to identify a subset, called feedback-free sequential redundant faults, of redun- dant faults. In this procedure, a minimal set of signals is selected and assumed fully controllable and observable to con- vert the given circuit into a feedback-free model. Redundan- cies in the feedback-free circuit model are then identified and removed. This procedure could also eliminate redundant flip-flops. Experimental results show that our method SUC- cessfully minimizes the signal count by about 8.4%, in aver- age, on six large MCNC benchmark sequential circuits with up to 20K gates and 1700 flip-flops. In some examples, up to 7.8% of the flip-flops is removed without changing the circuit's input/output behavior.

[1]  Alexander Miczo,et al.  Digital logic testing and simulation , 1986 .

[2]  J. Paul Roth,et al.  A Heuristic Algorithm for the Testing of Asynchronous Circuits , 1971, IEEE Transactions on Computers.

[3]  S.M. Reddy,et al.  On determining scan flip-flops in partial-scan designs , 1990, 1990 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.

[4]  Melvin A. Breuer,et al.  The BALLAST Methodology for Structured Partial Scan Design , 1990, IEEE Trans. Computers.

[5]  Vishwani D. Agrawal,et al.  STATE ASSIGNMENT FOR INITIALIZABLE SYNTHESIS , 1989 .

[6]  James C. Tiernan,et al.  An efficient search algorithm to find the elementary circuits of a graph , 1970, CACM.

[7]  David Bryan,et al.  Combinational profiles of sequential benchmark circuits , 1989, IEEE International Symposium on Circuits and Systems,.

[8]  Srinivas Devadas,et al.  Redundancies and don't cares in sequential logic synthesis , 1990, J. Electron. Test..

[9]  Vishwani D. Agrawal,et al.  State assignment for initializable synthesis (gate level analysis) , 1989, 1989 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.

[10]  Melvin A. Breuer,et al.  On Redundancy and Fault Detection in Sequential Circuits , 1979, IEEE Transactions on Computers.

[11]  Srinivas Devadas,et al.  Redundancies and don't cares in sequential logic synthesis , 1989, Proceedings. 'Meeting the Tests of Time'., International Test Conference.

[12]  Robert K. Brayton,et al.  Retiming and resynthesis: optimizing sequential networks with combinational techniques , 1991, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[13]  K.-T. Cheng,et al.  A Partial Scan Method for Sequential Circuits with Feedback , 1990, IEEE Trans. Computers.

[14]  Melvin A. Breuer,et al.  Digital systems testing and testable design , 1990 .

[15]  G. De Micheli,et al.  Synchronous logic synthesis: circuit specifications and optimization algorithms , 1990, IEEE International Symposium on Circuits and Systems.

[16]  Srinivas Devadas,et al.  Test generation for highly sequential circuits , 1989, 1989 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.

[17]  S. Davidson,et al.  Sequential Circuit Test Generator (STG) benchmark results , 1989, IEEE International Symposium on Circuits and Systems,.

[18]  Hiroshi Kubo,et al.  A procedure for generating test sequences to detect sequential circuit failures , 1968 .

[19]  W.-T. Cheng,et al.  The BACK algorithm for sequential test generation , 1988, Proceedings 1988 IEEE International Conference on Computer Design: VLSI.

[20]  Alberto L. Sangiovanni-Vincentelli,et al.  Test generation for sequential circuits , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[21]  Ralph Marlett,et al.  EBT: A Comprehensive Test Generation Technique for Highly Sequential Circuits , 1978, 15th Design Automation Conference.

[22]  Vishwani D. Agrawal,et al.  Unified Methods for VLSI Simulation and Test Generation , 1989 .