Noise and Process Variation Tolerant, Low-Power, High-Speed, and Low-Energy Full Adders in CNFET Technology
暂无分享,去创建一个
[1] Mohamed I. Elmasry,et al. Circuit techniques for CMOS low-power high-performance multipliers , 1996 .
[2] Wu-Shiung Feng,et al. New efficient designs for XOR and XNOR functions on the transistor level , 1994, IEEE J. Solid State Circuits.
[3] Vinay Kumar,et al. Performance Analysis of a Low-Power High-Speed Hybrid 1-bit Full Adder Circuit , 2015, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[4] Magdy A. Bayoumi,et al. Performance evaluation of 1-bit CMOS adder cells , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).
[5] H. Wong,et al. A Circuit-Compatible SPICE model for Enhancement Mode Carbon Nanotube Field Effect Transistors , 2006, 2006 International Conference on Simulation of Semiconductor Processes and Devices.
[6] Magdy A. Bayoumi,et al. Design of Robust, Energy-Efficient Full Adders for Deep-Submicrometer Design Using Hybrid-CMOS Logic Style , 2006, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[7] Yin-Tsung Hwang,et al. A Novel High-Speed and Energy Efficient 10-Transistor Full Adder Design , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.
[8] K. Maharatna,et al. Modeling SWCNT Bandgap and Effective Mass Variation Using a Monte Carlo Approach , 2010, IEEE Transactions on Nanotechnology.
[9] Lizy Kurian John,et al. A novel low power energy recovery full adder cell , 1999, Proceedings Ninth Great Lakes Symposium on VLSI.
[10] Hendrikus J. M. Veendrick,et al. Short-circuit dissipation of static CMOS circuitry and its impact on the design of buffer circuits , 1984 .
[11] Yong-Bin Kim,et al. CNTFET-Based Design of Ternary Logic Gates and Arithmetic Circuits , 2011, IEEE Transactions on Nanotechnology.
[12] H. Wong,et al. A Compact SPICE Model for Carbon-Nanotube Field-Effect Transistors Including Nonidealities and Its Application—Part I: Model of the Intrinsic Channel Region , 2007, IEEE Transactions on Electron Devices.
[13] Haomin Wu,et al. A new design of the CMOS full adder , 1992 .
[14] Mónico Linares Aranda,et al. CMOS Full-Adders for Energy-Efficient Arithmetic Applications , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[15] Jörg Appenzeller,et al. Carbon Nanotubes for High-Performance Electronics—Progress and Prospect , 2008, Proceedings of the IEEE.
[16] Wolfgang Fichtner,et al. Low-power logic styles: CMOS versus pass-transistor logic , 1997, IEEE J. Solid State Circuits.
[17] D. Radhakrishnan,et al. Low-voltage low-power CMOS full adder , 2001 .
[18] Neil Weste,et al. Principles of CMOS VLSI Design , 1985 .
[19] H.-S. Philip Wong,et al. Characterization and Design of Logic Circuits in the Presence of Carbon Nanotube Density Variations , 2011, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[20] S. K. Sinha,et al. CNTFET: The emerging post-CMOS device , 2013, 2013 INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING AND COMMUNICATION (ICSC).
[21] Tarek Darwish,et al. Performance analysis of low-power 1-bit CMOS full adder cells , 2002, IEEE Trans. Very Large Scale Integr. Syst..
[22] Chip-Hong Chang,et al. A novel hybrid pass logic with static CMOS output drive full-adder cell , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..
[23] Jie Deng,et al. A Compact SPICE Model for Carbon-Nanotube Field-Effect Transistors Including Nonidealities and Its Application—Part II: Full Device Model and Circuit Performance Benchmarking , 2007, IEEE Transactions on Electron Devices.
[24] Mark S. Lundstrom,et al. Theory of ballistic nanotransistors , 2003 .
[25] K. Roy,et al. Carbon-nanotube-based voltage-mode multiple-valued logic design , 2005, IEEE Transactions on Nanotechnology.
[26] Yingtao Jiang,et al. Design and analysis of low-power 10-transistor full adders using novel XOR-XNOR gates , 2002 .
[27] Chip-Hong Chang,et al. A review of 0.18-/spl mu/m full adder performances for tree structured arithmetic circuits , 2005 .
[28] Gordon E. Moore,et al. Progress in digital integrated electronics , 1975 .