On RC line delays and scaling in VLSI systems

We propose that a special interconnection metal layer is introduced into the VLSI process and used for global clock distribution and communication. We show that by this method the interconnection delay will not be a limiting factor for the speed of synchronous circuits in CMOS down to 0.3 μm feature sizes and up to 20 mm chip sizes.