Generating test patterns for sequential circuits using random patterns by PLI functions

In this paper, a method for generating test patterns for sequential circuits while designing the circuits is presented. By the aim of this approach, hardware designers can obtain test patterns for their sequential designs while designing the circuit by an HDL, without any need of software languages and reformatting the design for evaluation and application of test generation methods. PLI (Procedural Language Interface) functions are used for fault injection, fault collapsing, and fault simulation. The main idea of test generation method is selecting appropriate sequence of patterns among random patterns.

[1]  M. R. Movahedin,et al.  Line Oriented Structural Equivalence Fault Collapsing , 2000 .

[2]  Kewal K. Saluja,et al.  Efficient test vectors for ISCAS sequential benchmark circuits , 1993, 1993 IEEE International Symposium on Circuits and Systems.

[3]  Michael J. Bending,et al.  Hitest: A Knowledge-Based Test Generation System , 1984, IEEE Design & Test of Computers.

[4]  Shianling Wu,et al.  A Sequential Circuit Test Generation System , 1985, ITC.

[5]  Alberto L. Sangiovanni-Vincentelli,et al.  Test generation for sequential circuits , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[6]  Wu-Tung Cheng,et al.  Gentest: an automatic test-generation system for sequential circuits , 1989, Computer.

[7]  Fabrizio Lombardi,et al.  Simulating faults of combinational IP core-based SOCs in a PLI environment , 2005, 20th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT'05).

[8]  Prathima Agrawal,et al.  A directed search method for test generation using a concurrent simulator , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[9]  Michael H. Schulz,et al.  A test-pattern-generation algorithm for sequential circuits , 1991, IEEE Design & Test of Computers.

[10]  Zainalabedin Navabi,et al.  Utilizing HDL simulation engines for accelerating design and test processes , 2008, Proceedings of IEEE East-West Design & Test Symposium (EWDTS'08).

[11]  Srinivas Devadas,et al.  Test generation and verification for highly sequential circuits , 1991, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[12]  Kewal K. Saluja,et al.  An Efficient Algorithm for Sequential Circuit Test Generation , 1993, IEEE Trans. Computers.

[13]  Nur A. Touba,et al.  Automated Selection of Signals to Observe for Efficient Silicon Debug , 2009, 2009 27th IEEE VLSI Test Symposium.

[14]  Melvin A. Breuer,et al.  Digital systems testing and testable design , 1990 .

[15]  Ralph A. Marlett.  An Effective Test Generation System for Sequential Circuits , 1986, DAC 1986.