An Integrated Built-In Test and Repair Approach for Memories with 2D Redundancy

An efficient on-chip infrastructure for memory test and repair is crucial to enhance yield and availability of SoCs. Therefore embedded memories are commonly equipped with spare rows and columns (2D redundancy). To avoid the storage of large failure bitmaps needed by classical algorithms for offline repair analysis, existing heuristics for built-in repair analysis (BIRA) either follow very simple search strategies or restrict the search to smaller local bitmaps. Exact BIRA algorithms work with sub analyzers for each possible repair combination. While a parallel implementation suffers from a high hardware overhead, a serial implementation leads to high test times. The integrated built-in test and repair approach proposed in this paper interleaves test and repair analysis and supports an exact solution without failure bitmap. The basic search procedure is combined with an efficient technique to continuously reduce the problem complexity and keep the test and analysis time low.

[1]  Fabrizio Lombardi,et al.  New approaches for the repairs of memories with redundancy by row/column deletion for yield enhancement , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[2]  Hideto Hidaka,et al.  A built-in self-repair analyzer (CRESTA) for embedded DRAMs , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).

[3]  Yervant Zorian,et al.  An approach for evaluation of redundancy analysis algorithms , 2001, Proceedings 2001 IEEE International Workshop on Memory Technology, Design and Testing.

[4]  Said Hamdioui,et al.  The state-of-art and future trends in testing embedded memories , 2004 .

[5]  Keiichi Higeta,et al.  Built-in self-test for GHz embedded SRAMs using flexible pattern generator and new repair algorithm , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[6]  Tom Chen,et al.  Design of a self-testing and self-repairing structure for highly hierarchical ultra-large capacity memory chips , 1993, IEEE Trans. Very Large Scale Integr. Syst..

[7]  Dilip K. Bhavsar.  An algorithm for row-column self-repair of RAMs and its implementation in the Alpha 21264 , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[8]  Erik Jan Marinissen,et al.  Yield analysis for repairable embedded memories , 2003, The Eighth IEEE European Test Workshop, 2003. Proceedings..

[9]  John Day.  A Fault-Driven, Comprehensive Redundancy Algorithm , 1985, IEEE Design & Test of Computers.

[10]  오병균,et al.  [서평]「Computer Algorithms/C++」 , 1998 .

[11]  Pinaki Mazumder,et al.  A physical design tool for built-in self-repairable RAMs , 2001, IEEE Trans. Very Large Scale Integr. Syst..

[12]  Jin-Fu Li,et al.  Built-in redundancy analysis for memory yield improvement , 2003, IEEE Trans. Reliab..

[13]  Fabrizio Lombardi,et al.  Simulation of reconfigurable memory core yield , 2004, GLSVLSI '04.

[14]  Steffen Paul,et al.  Memory built-in self-repair using redundant words , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).

[15]  Joseph Rayhawk,et al.  At-speed built-in self-repair analyzer for embedded word-oriented memories , 2004, 17th International Conference on VLSI Design. Proceedings..

[16]  W. Kent Fuchs,et al.  Efficient Spare Allocation in Reconfigurable Arrays , 1986, 23rd ACM/IEEE Design Automation Conference.

[17]  Yervant Zorian.  Embedded Memory Test & Repair : Infrastructure IP for SOC Yield Yervant Zorian Virage Logic , 2002 .

[18]  Jin-Fu Li,et al.  A built-in self-repair design for RAMs with 2-D redundancy , 2005, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[19]  Yervant Zorian,et al.  Embedded-memory test and repair: infrastructure IP for SoC yield , 2003, IEEE Design & Test of Computers.

[20]  Jin-Fu Li,et al.  A built-in redundancy-analysis scheme for RAMs with 2D redundancy using 1D local bitmap , 2006, Proceedings of the Design Automation & Test in Europe Conference.

[21]  Alfredo Benso,et al.  An on-line BIST RAM architecture with self-repair capabilities , 2002, IEEE Trans. Reliab..

[22]  Takayasu Sakurai,et al.  Built-in self-repair circuit for high-density ASMIC , 1989, 1989 Proceedings of the IEEE Custom Integrated Circuits Conference.

[23]  Chin-Long Wey,et al.  On the Repair of Redundant RAM's , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[24]  Namekawa Toshimasa,et al.  Post-Packaging Auto Repair Techniques For Fast Row Cycle Embedded DRAM , 2005 .

[25]  Hans-Joachim Wunderlich,et al.  Analyzing Test and Repair Times for 2D Integrated Memory Built-in Test and Repair , 2007, 2007 IEEE Design and Diagnostics of Electronic Circuits and Systems.