A Metal-Via Resistance Based Physically Unclonable Function With Backend Incremental ADC

This paper presents a novel physically unclonable function (PUF) for security authentication. Instead of using the variation of transistors or PDK provided passive components as entropy source, the parasitic resistance created between metal and via layers is used as the static entropy source. A symmetric bridge configuration consisted with the parasitic resistance creates the necessary voltage difference for comparison. An accurate backend incremental analog-to-digital converter (IADC) is implemented to convert the voltage difference into a digitized value. The operation of the IADC allows to achieve a good native instability. Two different types of layout structures are implemented to create the necessary parasitic resistance and compared. Fabricated in a 65nm process, the prototype PUF achieves a native instability and bit error rate of less than 1.45% and 0.12% with 5000 repeated evaluations. The proposed design shows 0.58%/0.1V and 0.53%/10°C bit error across the voltage and temperature range of 0.9 to 1.4V and 0°C to 85°C, respectively without any stabilization techniques. The distance ratio between intra-die and inter-die Hamming Distance is above $305\times $ .

[1]  Himanshu Kaul,et al.  16.2 A 0.19pJ/b PVT-variation-tolerant hybrid physically unclonable function circuit for 100% stable secure key generation in 22nm CMOS , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).

[2]  Gabor C. Temes,et al.  Theory and applications of incremental ΔΣ converters , 2004, IEEE Trans. Circuits Syst. I Regul. Pap..

[3]  David Blaauw,et al.  8.3 A 553F2 2-transistor amplifier-based Physically Unclonable Function (PUF) with 1.67% native instability , 2017, 2017 IEEE International Solid-State Circuits Conference (ISSCC).

[4]  알렉산드레 크로구에넥,et al.  Security method for data protection , 2006 .

[5]  Kunyang Liu,et al.  A 0.5-V 2.07-fJ/b 497-F2 EE/CMOS Hybrid SRAM Physically Unclonable Function with < 1E-7 Bit Error Rate Achieved through Hot Carrier Injection Burn-in , 2020, 2020 IEEE Custom Integrated Circuits Conference (CICC).

[6]  Gabor C. Temes,et al.  A Micro-Power Two-Step Incremental Analog-to-Digital Converter , 2015, IEEE Journal of Solid-State Circuits.

[7]  Srinivas Devadas,et al.  Silicon physical random functions , 2002, CCS '02.

[8]  Ingrid Verbauwhede,et al.  Experimental evaluation of Physically Unclonable Functions in 65 nm CMOS , 2012, 2012 Proceedings of the ESSCIRC (ESSCIRC).

[9]  Yoonmyung Lee,et al.  A 445F2 leakage-based physically unclonable Function with Lossless Stabilization Through Remapping for IoT Security , 2018, 2018 IEEE International Solid - State Circuits Conference - (ISSCC).

[10]  Mingoo Seok,et al.  Ultra-Compact and Robust Physically Unclonable Function Based on Voltage-Compensated Proportional-to-Absolute-Temperature Voltage Generators , 2016, IEEE Journal of Solid-State Circuits.

[11]  G. Edward Suh,et al.  Physical Unclonable Functions for Device Authentication and Secret Key Generation , 2007, 2007 44th ACM/IEEE Design Automation Conference.

[12]  Elaine B. Barker,et al.  A Statistical Test Suite for Random and Pseudorandom Number Generators for Cryptographic Applications , 2000 .

[13]  Sudhir Satpathy,et al.  A 4-fJ/b Delay-Hardened Physically Unclonable Function Circuit With Selective Bit Destabilization in 14-nm Trigate CMOS , 2017, IEEE Journal of Solid-State Circuits.

[14]  Kui Dai,et al.  An Invasive-Attack-Resistant PUF Based On Switched-Capacitor Circuit , 2015, IEEE Transactions on Circuits and Systems I: Regular Papers.

[15]  Michael H. Perrott,et al.  A 12-Bit, 10-MHz Bandwidth, Continuous-Time ΣΔ ADC With a 5-Bit, 950-MS/s VCO-Based Quantizer , 2008, VLSIC 2008.

[16]  Kaiyuan Yang,et al.  A Self-Regulated and Reconfigurable CMOS Physically Unclonable Function Featuring Zero-Overhead Stabilization , 2020, IEEE Journal of Solid-State Circuits.

[17]  Marten van Dijk,et al.  A technique to build a secret key in integrated circuits for identification and authentication applications , 2004, 2004 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.04CH37525).

[18]  Geert Jan Schrijen,et al.  Comparative analysis of SRAM memories used as PUF primitives , 2012, 2012 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[19]  Dong Kyue Kim,et al.  A Physical Unclonable Function With Bit Error Rate < 2.3 $\times$ 10−8 Based on Contact Formation Probability Without Error Correction Code , 2020, IEEE Journal of Solid-State Circuits.

[20]  Yongki Lee,et al.  8.7 Physically unclonable function for secure key generation with a key error rate of 2E-38 in 45nm smart-card chips , 2016, 2016 IEEE International Solid-State Circuits Conference (ISSCC).

[21]  Qihang Shi,et al.  A Physical Design Flow Against Front-Side Probing Attacks by Internal Shielding , 2020, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[22]  Gabor C. Temes,et al.  A 16 b Multi-Step Incremental Analog-to-Digital Converter With Single-Opamp Multi-Slope Extended Counting , 2017, IEEE Journal of Solid-State Circuits.

[23]  Dhruva Acharyya,et al.  A physical unclonable function defined using power distribution system equivalent resistance variations , 2009, 2009 46th ACM/IEEE Design Automation Conference.

[24]  Domenic Forte,et al.  A Metal-Via Resistance Based Physically Unclonable Function with 1.18% Native Instability , 2019, 2019 IEEE Custom Integrated Circuits Conference (CICC).

[25]  Massimo Alioto,et al.  Fully Synthesizable PUF Featuring Hysteresis and Temperature Compensation for 3.2% Native BER and 1.02 fJ/b in 40 nm , 2018, IEEE Journal of Solid-State Circuits.

[26]  Georg Sigl,et al.  Detection of probing attempts in secure ICs , 2012, 2012 IEEE International Symposium on Hardware-Oriented Security and Trust.

[27]  Srinivas Devadas,et al.  PUF Modeling Attacks on Simulated and Silicon Data , 2013, IEEE Transactions on Information Forensics and Security.

[28]  James F. Plusquellic,et al.  Stability analysis of a physical unclonable function based on metal resistance variations , 2013, 2013 IEEE International Symposium on Hardware-Oriented Security and Trust (HOST).

[29]  Massimo Alioto,et al.  Static Physically Unclonable Functions for Secure Chip Identification With 1.9–5.8% Native Bit Instability at 0.6–1 V and 15 fJ/bit in 65 nm , 2016, IEEE Journal of Solid-State Circuits.

[30]  Srinivas Devadas,et al.  Physical Unclonable Functions and Applications: A Tutorial , 2014, Proceedings of the IEEE.

[31]  Peter R. Kinget,et al.  14.7 In-situ techniques for in-field sensing of NBTI degradation in an SRAM register file , 2015, 2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers.

[32]  Tsung-Te Liu,et al.  A Wide-Range Variation-Resilient Physically Unclonable Function in 28 nm , 2020, IEEE Journal of Solid-State Circuits.