100-phase, Dual-loop Delay-locked Loop for Impulse Radio Ultra-wideband Coherent Receiver Synchronisation

Receiver timing synchronisation is a significant challenge for impulse radio ultra-wideband (IR-UWB) systems due to the low received power and narrow pulse width. In a coherent receiver, the local template pulses need to be synchronised with the received pulses with a precision of tens of picoseconds. Because of the periodic reduction in received correlated power, the traditional two-stage synchronisation method (acquisition and tracking) is not suitable for a single-path IR-UWB receiver. A tracking only, dual-loop delay-locked loop (DLL) with a 100 ps minimum phase shift is proposed to overcome this issue. This dual-loop DLL, employing a higher frequency fine loop, exhibits a better jitter transfer characteristic compared with a conventional dual-loop DLL. Measurement results of a 130 nm CMOS prototype indicate a locking frequency range of 30–120 MHz, and a best output jitter of 5.9 ps-rms (input reference jitter is 2.9 ps-rms). The total power consumption is 1.8 mW with a 1.2 V supply voltage.

[1]  Wonchan Kim,et al.  A dual-loop delay-locked loop using multiple voltage-controlled delay lines , 2001 .

[2]  Tadahiro Kuroda,et al.  Transceiver circuits for pulse-based ultra-wideband , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[3]  J. Christiansen,et al.  An Integrated High Resolution CMOS Timing Generator Based on an Array of Delay Locked Loops , 1995, ESSCIRC '95: Twenty-first European Solid-State Circuits Conference.

[4]  Liang-Hung Lu,et al.  A 0.6 V Low-Power Wide-Range Delay-Locked Loop in 0.18 $\mu$m CMOS , 2009, IEEE Microwave and Wireless Components Letters.

[5]  Cao Rui,et al.  A new synchronization algorithm for UWB impulse radio communication systems , 2004, The Ninth International Conference onCommunications Systems, 2004. ICCS 2004..

[6]  Hyung-Kyu Lim,et al.  A 960-Mb/s/pin interface for skew-tolerant bus using low jitter PLL , 1997 .

[7]  J.G. Maneatis,et al.  Low-jitter and process independent DLL and PLL based on self biased techniques , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[8]  Shih-Chun Lin,et al.  An 833-MHz 132-phase multiphase clock generator with self-calibration circuits , 2008, 2008 IEEE Asian Solid-State Circuits Conference.

[9]  Armin Tajalli,et al.  Low-power analogue phase interpolator based clock and data recovery with high-frequency tolerance , 2008, IET Circuits Devices Syst..

[10]  Marian Verhelst,et al.  A Reconfigurable, 130 nm CMOS 108 pJ/pulse, Fully Integrated IR-UWB Receiver for Communication and Precise Ranging , 2010, IEEE Journal of Solid-State Circuits.

[11]  Li-Rong Zheng,et al.  An innovative receiver architecture for autonomous detection of ultra-wideband signals , 2006, 2006 IEEE International Symposium on Circuits and Systems.

[12]  Peter R. Kinget,et al.  A Discrete-Time Digital-IF Interference-Robust Ultrawideband Pulse Radio Transceiver Architecture , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.

[13]  Hou-Ming Chen,et al.  A Multiphase-Output Delay-Locked Loop With a Novel Start-Controlled Phase/Frequency Detector , 2008, IEEE Transactions on Circuits and Systems I: Regular Papers.

[14]  Yun Chiu,et al.  A 6.1-mW dual-loop digital DLL with 4.6-ps RMS jitter using window-based phase detector , 2007, 2007 IEEE Asian Solid-State Circuits Conference.

[15]  Jianyun Hu,et al.  A 0.17-nJ/pulse IR-UWB receiver based on distributed pulse correlator in 0.18-µm digital CMOS , 2009, 2009 IEEE Radio Frequency Integrated Circuits Symposium.

[16]  William J. Dally,et al.  Jitter transfer characteristics of delay-locked loops - theories and design techniques , 2003, IEEE J. Solid State Circuits.

[17]  T. Kikkawa,et al.  A Single-Chip Ultra-Wideband Receiver With Silicon Integrated Antennas for Inter-Chip Wireless Interconnection , 2009, IEEE Journal of Solid-State Circuits.

[18]  Shen-Iuan Liu,et al.  A 20-MHz to 3-GHz Wide-Range Multiphase Delay-Locked Loop , 2009, IEEE Transactions on Circuits and Systems II: Express Briefs.