A 32GHz delay locked loop with a full rate sub-psec phase detector in 40nm CMOS