Voltage scaling based low power high performance Vedic multiplier design on FPGA
暂无分享,去创建一个
[1] Bishwajeet Pandey,et al. LVCMOS Based Thermal Aware Energy Efficient Vedic Multiplier Design on FPGA , 2014, 2014 International Conference on Computational Intelligence and Communication Networks.
[2] Weixun Wang,et al. PreDVS: Preemptive dynamic voltage scaling for real-time systems using approximation scheme , 2010, Design Automation Conference.
[3] M Bas ha,et al. 32 bit×32 bit Multiprecision Razor-Based Dynamic Voltage Scaling Multiplier with Operands Scheduler , 2017 .
[4] Jan M. Rabaey,et al. Digital Integrated Circuits , 2003 .
[5] Christian Steger,et al. Evaluation of component-aware dynamic voltage scaling for mobile devices and wireless sensor networks , 2011, 2011 IEEE International Symposium on a World of Wireless, Mobile and Multimedia Networks.
[6] Amine Bermak,et al. 32 Bit $\times\,$32 Bit Multiprecision Razor-Based Dynamic Voltage Scaling Multiplier With Operands Scheduler , 2014, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[7] David Blaauw,et al. The limit of dynamic voltage scaling and insomniac dynamic voltage scaling , 2005, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[8] A. Radhika,et al. FPGA implementation of high speed 8-bit Vedic multiplier using barrel shifter , 2013, 2013 International Conference on Energy Efficient Technologies for Sustainability.
[9] Bishwajeet Pandey,et al. Simulation of Voltage Scaling Aware Mobile Battery Charge Controller Sensor on FPGA , 2014 .
[10] Niraj K. Jha,et al. Simultaneous Dynamic Voltage Scaling of Processors and Communication Links in Real-Time Distributed Embedded Systems , 2007, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[11] Hamid R. Arabnia,et al. A Time-Area-Power Efficient Multiplier and Square Architecture Based on Ancient Indian Vedic Mathematics , 2004, ESA/VLSI.
[12] Tanesh Kumar,et al. Voltage Scaling Based Energy Efficient FIR Filter Design on FPGA , 2014 .