20 /spl mu/sec focal plane image processing

Ultra high frame rate image processing was achieved by applying CNN-UM (cellular neural net-Universal Machine) chips as focal plane array processors. By applying parallel optical input, and reading out binary decision from the chip only the computational overhead is negligible. This makes possible even 50,000 fps image capturing and complex processing. Experiments were done and are described in the paper.

[1]  Ricardo Carmona-Galán,et al.  A CNN Universal Chip in CMOS Technology , 1996, Int. J. Circuit Theory Appl..

[2]  A. Zarandy,et al.  Fault tolerant CNN template design and optimization based on chip measurements , 1998, 1998 Fifth IEEE International Workshop on Cellular Neural Networks and their Applications. Proceedings (Cat. No.98TH8359).

[3]  Tamás Roska,et al.  A fast, complex and efficient test implementation of the CNN Universal Machine , 1994, Proceedings of the Third IEEE International Workshop on Cellular Neural Networks and their Applications (CNNA-94).

[4]  P. Szolgay,et al.  Real-life application case studies using CMOS 0.8 /spl mu/m CNN universal chip: analogic algorithm for motion detection and texture segmentation , 1996, 1996 Fourth IEEE International Workshop on Cellular Neural Networks and their Applications Proceedings (CNNA-96).

[5]  S. Zöld,et al.  The computational infrastructure of analogic CNN computing. I. The CNN-UM chip prototyping system , 1999 .

[6]  Ákos Zarándy,et al.  Implementation of binary and gray-scale mathematical morphology on the CNN universal machine , 1996 .

[7]  Lin-Bao Yang,et al.  Cellular neural networks: theory , 1988 .

[8]  Akos Zar.  The Computational Infrastructure of Analogic CNN Computing—Part I: The CNN-UM Chip Prototyping System , 1999 .

[9]  Ari Paasio,et al.  A 176 x 144 processor binary I/O CNN-UM chip design , 1999 .

[10]  Tamás Roska,et al.  The CNN universal machine: an analogic array computer , 1993 .

[11]  Ángel Rodríguez-Vázquez,et al.  A CNN UNIVERSAL CHIP IN CMOS TECHNOLOGY , 1996 .

[12]  A. Dawidziuk,et al.  Minimum size 0.5 micron CMOS programmable 48 by 48 CNN test chip , 1997 .

[13]  Ángel Rodríguez-Vázquez,et al.  A 0.8-μm CMOS two-dimensional programmable mixed-signal focal-plane array processor with on-chip binary imaging and instructions storage , 1997, IEEE J. Solid State Circuits.

[14]  Ronald Kunz,et al.  Minimizing the effects of tolerance faults on hardware realizations of cellular neural networks , 1998, 1998 Fifth IEEE International Workshop on Cellular Neural Networks and their Applications. Proceedings (Cat. No.98TH8359).

[15]  M. Ishikawa,et al.  A CMOS vision chip with SIMD processing element array for 1 ms image processing , 1999, 1999 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition (Cat. No.99CH36278).

[16]  Leon O. Chua,et al.  A current-mode DTCNN universal chip , 1994, Proceedings of IEEE International Symposium on Circuits and Systems - ISCAS '94.