WCET analysis of instruction caches with prefetching
暂无分享,去创建一个
[1] David B. Whalley,et al. Bounding worst-case instruction cache performance , 1994, 1994 Proceedings Real-Time Systems Symposium.
[2] Lin Yao,et al. A New WCET Estimation Algorithm Based on Instruction Cache and Prefetching Combined Model , 2004, ICESS.
[3] Jyh-Charn Liu,et al. Deterministic upperbounds of the worst-case execution times of cached programs , 1994, 1994 Proceedings Real-Time Systems Symposium.
[4] Microsystems Sun,et al. Jini^ Architecture Specification Version 2.0 , 2003 .
[5] Ting Chen,et al. WCET centric data allocation to scratchpad memory , 2005, 26th IEEE International Real-Time Systems Symposium (RTSS'05).
[6] Ann Marie Grizzaffi Maynard,et al. Contrasting characteristics and cache performance of technical and multi-user commercial workloads , 1994, ASPLOS VI.
[7] Jakob Engblom,et al. Requirements for and Design of a Processor with Predictable Timing , 2004, Design of Systems with Predictable Behaviour.
[8] Isabelle Puaut,et al. WCET-centric software-controlled instruction caches for hard real-time systems , 2006, 18th Euromicro Conference on Real-Time Systems (ECRTS'06).
[9] Sharad Malik,et al. Retargetable static timing analysis for embedded software , 2001, International Symposium on System Synthesis (IEEE Cat. No.01EX526).
[10] Todd C. Mowry,et al. Cooperative prefetching: compiler and hardware support for effective instruction prefetching in modern processors , 1998, Proceedings. 31st Annual ACM/IEEE International Symposium on Microarchitecture.
[11] Sang Lyul Min,et al. An accurate worst case timing analysis technique for RISC processors , 1994, 1994 Proceedings Real-Time Systems Symposium.
[12] Sang Lyul Min,et al. A worst case timing analysis technique for instruction prefetch buffers , 1994, Microprocess. Microprogramming.
[13] B. R. Rau,et al. HPL-PD Architecture Specification:Version 1.1 , 2000 .
[14] David B. Whalley,et al. Integrating the timing analysis of pipelining and instruction caching , 1995, Proceedings 16th IEEE Real-Time Systems Symposium.
[15] Hansoo Kim,et al. Region-based Register Allocation for EPIC Architectures , 2000 .
[16] Stephan Thesing,et al. Pipeline Modeling for Timing Analysis , 2002, SAS.
[17] Alan Jay Smith,et al. Sequential Program Prefetching in Memory Hierarchies , 1978, Computer.
[18] Trevor N. Mudge,et al. Wrong-path instruction prefetching , 1996, Proceedings of the 29th Annual IEEE/ACM International Symposium on Microarchitecture. MICRO 29.
[19] James E. Smith,et al. Prefetching in supercomputer instruction caches , 1992, Proceedings Supercomputing '92.
[20] Dirk Grunwald,et al. Prefetching Using Markov Predictors , 1997, Conference Proceedings. The 24th Annual International Symposium on Computer Architecture.
[21] Björn Lisper,et al. Data cache locking for higher program predictability , 2003, SIGMETRICS '03.
[22] Stephan Thesing,et al. Safe and precise WCET determination by abstract interpretation of pipeline models , 2004 .
[23] K. Kavi. Cache Memories Cache Memories in Uniprocessors. Reading versus Writing. Improving Performance , 2022 .
[24] Pascal Sainrat,et al. Difficulties in Computing the WCET for Processors with Speculative Execution , 2002 .
[25] Sharad Malik,et al. Cache modeling for real-time software: beyond direct mapped instruction caches , 1996, 17th IEEE Real-Time Systems Symposium.