Sub-20 nm CMOS FinFET technologies

A simplified fabrication process for sub-20 nm CMOS double-gate FinFETs is reported. It is a more manufacturable process and has less overlap capacitance compared to the previous FinFET (1999, 2000). Two different patterning approaches-e-beam lithography and spacer lithography-are developed. Selective Ge by LPCVD is utilized to fabricate raised S/D structures which minimize parasitic series resistance and improve drive current.

[1]  J. Bokor,et al.  Quasi-planar NMOS FinFETs with sub-100 nm gate lengths , 2001, Device Research Conference. Conference Digest (Cat. No.01TH8561).

[2]  James D. Plummer,et al.  Characterization of surface mobility on the sidewalls of dry-etched trenches , 1988, Technical Digest., International Electron Devices Meeting.

[3]  D. T. Grider,et al.  Selective chemical etching of polycrystalline SiGe alloys with respect to Si and SiO2 , 1992 .

[4]  Karl Goser,et al.  Matching analysis of deposition defined 50-nm MOSFET's , 1998 .

[5]  C. Hu,et al.  FinFET-a self-aligned double-gate MOSFET scalable to 20 nm , 2000 .

[6]  Jong-Tea Park,et al.  Pi-Gate SOI MOSFET , 2001, IEEE Electron Device Letters.

[7]  Iwao Ohdomari,et al.  Process dependence of the SiO2/Si(100) interface trap density of ultrathin SiO2 films , 1992 .

[8]  Chenming Hu,et al.  Sub 50-nm FinFET: PMOS , 1999, International Electron Devices Meeting 1999. Technical Digest (Cat. No.99CH36318).

[9]  Chenming Hu,et al.  Patterning sub-30-nm MOSFET gate with i-line lithography , 2001 .

[10]  Chenming Hu,et al.  Ultra-thin body PMOSFETs with selectively deposited Ge source/drain , 2001, 2001 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.01 CH37184).