Analysis of on-chip inductance effects for distributed RLC interconnects

This paper introduces an accurate analysis of on-chip inductance effects for distributed RLC interconnects that takes the effect of both the series resistance and the output parasitic capacitance of the driver into account. Using rigorous first principle calculations, accurate expressions for the transfer function of these lines and their time-domain response have been presented for the first time. Using these, a new and computationally efficient performance optimization techniques for distributed RLC interconnects has been introduced. The new optimization technique has been employed to analyze the impact of line inductance on the circuit behavior and to illustrate the implications of technology scaling on wire inductance. It is shown that reduction in driver output resistance and input capacitance with scaling can make deep submicron designs increasingly susceptible to inductance effects if global interconnects are not scaled. For scaled global interconnects with increasing line resistance per unit length, as prescribed by the International Technology Roadmap for Semiconductors, the effect of inductance on interconnect performance actually diminishes.

[1]  James D. Meindl,et al.  Compact distributed RLC interconnect models. I. Single line transient, time delay, and overshoot expressions , 2000 .

[2]  E. E. Davidson,et al.  Long lossy lines (L/sup 3/) and their impact upon large chip performance , 1997 .

[3]  James D. Meindl,et al.  Compact distributed RLC interconnect models-Part II: Coupled line transient expressions and peak crosstalk in multilevel networks , 2000 .

[4]  Paul W. Coteus,et al.  Frequency-dependent crosstalk simulation for on-chip interconnections , 1999 .

[5]  P. Roper,et al.  Full copper wiring in a sub-0.25 /spl mu/m CMOS ULSI technology , 1997, International Electron Devices Meeting. IEDM Technical Digest.

[6]  D. Kramer,et al.  A 480 MHz RISC microprocessor in a 0.12 /spl mu/m L/sub eff/ CMOS technology with copper interconnects , 1998, 1998 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. First Edition (Cat. No.98CH36156).

[7]  John Lillis,et al.  Interconnect Analysis and Synthesis , 1999 .

[8]  W. C. Elmore.  The Transient Response of Damped Linear Networks with Particular Regard to Wideband Amplifiers , 1948 .

[9]  R.W. Dutton,et al.  Line inductance extraction and modeling in a real chip with power grid , 1999, International Electron Devices Meeting 1999. Technical Digest (Cat. No.99CH36318).

[10]  Shannon V. Morton,et al.  On-chip inductance issues in multiconductor systems , 1999, DAC '99.

[11]  S. Wong,et al.  On-chip inductance modeling of VLSI interconnects , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).

[12]  Rajendran Panda,et al.  On-chip inductance modeling and analysis , 2000, Proceedings 37th Design Automation Conference.

[13]  Lawrence T. Pileggi,et al.  IC analyses including extracted inductance models , 1999, DAC '99.

[14]  Shen Lin,et al.  Clocktree RLC extraction with efficient inductance modeling , 2000, DATE '00.

[15]  Andrew B. Kahng,et al.  An analytical delay model for RLC interconnects , 1996, 1996 IEEE International Symposium on Circuits and Systems. Circuits and Systems Connecting the World. ISCAS 96.

[16]  Jacob K. White,et al.  FastCap: a multipole accelerated 3-D capacitance extraction program , 1991, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[17]  Mattan Kamon,et al.  FastHenry: A Multipole-Accelerated 3-D Inductance Extraction Program , 1993, 30th ACM/IEEE Design Automation Conference.

[18]  Nadir Dagli,et al.  A simplified means for computation for interconnect distributed capacitances and inductances , 1992, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[19]  Keith A. Jenkins,et al.  When are transmission-line effects important for on-chip interconnections? , 1997 .

[20]  K. Banerjee,et al.  Accurate analysis of on-chip inductance effects and implications for optimal repeater insertion and technology scaling , 2001, 2001 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.01CH37185).

[21]  Alberto L. Sangiovanni-Vincentelli,et al.  On thermal effects in deep sub-micron VLSI interconnects , 1999, DAC '99.

[22]  Yu Cao,et al.  A new analytical delay and noise model for on-chip RLC interconnect , 2000, International Electron Devices Meeting 2000. Technical Digest. IEDM (Cat. No.00CH37138).

[23]  Jacob K. White,et al.  Layout techniques for minimizing on-chip interconnect self-inductance , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).

[24]  Yehea I. Ismail,et al.  Effects of inductance on the propagation delay and repeater insertion in VLSI circuits , 2000, IEEE Trans. Very Large Scale Integr. Syst..

[25]  Sharad Mehrotra,et al.  Layout based frequency dependent inductance and resistance extraction for on-chip interconnect timing analysis , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).

[26]  Shen Lin,et al.  Quick on-chip self- and mutual-inductance screen , 2000, Proceedings IEEE 2000 First International Symposium on Quality Electronic Design (Cat. No. PR00525).

[27]  A. E. Ruehii.  Inductance Calculations in a Complex Integrated Circuit Environment , 2002 .

[28]  J.A. Davis,et al.  Compact distributed RLC models for multilevel interconnect networks , 1999, 1999 Symposium on VLSI Circuits. Digest of Papers (IEEE Cat. No.99CH36326).

[29]  Andrew B. Kahng,et al.  An analytical delay model for RLC interconnects , 1997, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[30]  C. Hu.  Gate oxide scaling limits and projection , 1996 .

[31]  Kaustav Banerjee,et al.  Analysis of on-chip inductance effects using a novel performance optimization methodology for distributed RLC interconnects , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).