Implementation Considerations for a Sub-sampling Impulse Radio

This paper describes the implementation issues of the proposed sub-sampling impulse radio architecture. By using link budget analysis and system-level simulations with measured pulse and ambient noise, the system specifications of the critical blocks are provided. From circuit implementation perspective, the most challenging block is the high-speed analog-to-digital converter (ADC) which is required to sub-sample RF signals. A low-power, low-cost and fully-integrated CMOS prototype of a sub-sampling ADC has been developed to prove the feasibility of the proposed radio architecture. Finally, a system prototype built with discrete components is used to demonstrate a wireless link

[1]  Hiroshi Kodama,et al.  A 1.1V 3.1-to-9.5GHz MB-OFDM UWB transceiver in 90nm CMOS , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[2]  Robert W. Brodersen,et al.  A subsampling UWB radio architecture by analytic signaling , 2004, 2004 IEEE International Conference on Acoustics, Speech, and Signal Processing.

[3]  Moe Z. Win,et al.  The ultra-wide bandwidth indoor channel: from statistical model to simulations , 2002, IEEE J. Sel. Areas Commun..

[4]  G. Chien,et al.  A 900-MHz local oscillator using a DLL-based frequency multiplier technique for PCS applications , 2000, IEEE Journal of Solid-State Circuits.

[5]  G. Geelen,et al.  A 6 b 1.1 GSample/s CMOS A/D converter , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).

[6]  A. Abidi,et al.  A 6 b 1.3 GSample/s A/D converter in 0.35 /spl mu/m CMOS , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).

[7]  Huei Wang,et al.  A 5.4-mW LNA using 0.35- /spl mu/m SiGe BiCMOS technology for 3.1-10.6-GHz UWB wireless receivers , 2005, 2005 IEEE Radio Frequency integrated Circuits (RFIC) Symposium - Digest of Papers.

[8]  Xicheng Jiang,et al.  A 2 GS/s 6 b ADC in 0.18 /spl mu/m CMOS , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[9]  S. Iida,et al.  A 3.1 to 5 GHz CMOS DSSS UWB transceiver for WPANs , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[10]  R. Brodersen,et al.  AN INTEGRATED , LOW POWER , ULTRA-WIDEBAND TRANSCEIVER ARCHITECTURE FOR LOW-RATE , INDOOR WIRELESS SYSTEMS , 2002 .

[11]  A. Bevilacqua,et al.  An ultra-wideband CMOS LNA for 3.1 to 10.6 GHz wireless receivers , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[12]  Alan V. Oppenheim,et al.  Discrete-time signal processing (2nd ed.) , 1999 .

[13]  John G. Proakis,et al.  Digital Communications , 1983 .

[14]  D. Draxelmayr,et al.  A 6b 600MHz 10mW ADC array in digital 90nm CMOS , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[15]  Xicheng Jiang,et al.  A 2GS/s 6b ADC in 0.18μm CMOS , 2003 .

[16]  Robert W. Brodersen,et al.  A 6b 600MS/s 5.3mW Asynchronous ADC in 0.13/spl mu/m CMOS , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[17]  M. Tiebout,et al.  A WiMedia/MBOA-Compliant CMOS RF Transceiver for UWB , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[18]  O. Hidri,et al.  A 1.8V 1.6GS/s 8b self-calibrating folding ADC with 7.26 ENOB at Nyquist frequency , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[19]  B. Razavi,et al.  A 0.13 /spl mu/m CMOS UWB transceiver , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[20]  H. G. Schantz,et al.  Bottom fed planar elliptical UWB antennas , 2003, IEEE Conference on Ultra Wideband Systems and Technologies, 2003.

[21]  Robert W. Brodersen,et al.  An ultra-wideband transceiver architecture for low power, low rate, wireless systems , 2005, IEEE Transactions on Vehicular Technology.

[22]  M. Wolfe,et al.  A 700M Sample/s 6 b read channel A/D converter with 7 b servo mode , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).

[23]  A. Ismail,et al.  A 3 to 10 GHz LNA using a wideband LC-ladder matching network , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[24]  D. Leenaerts,et al.  An interference robust receive chain for UWB radio in SiGe BiCMOS , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[25]  Robert A. Scholtz,et al.  Multiple access with time-hopping impulse modulation , 1993, Proceedings of MILCOM '93 - IEEE Military Communications Conference.

[26]  A. Ismail,et al.  A 3.1 to 8.2 GHz direct conversion receiver for MB-OFDM UWB communications , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[27]  Asad A. Abidi,et al.  A 6 b 1.3 GSample/s A/D converter in 0.35 μm CMOS , 2001 .

[28]  R.C. Taft,et al.  A 1.8-V 1.6-GSample/s 8-b self-calibrating folding ADC with 7.26 ENOB at Nyquist frequency , 2004, IEEE Journal of Solid-State Circuits.

[29]  M. Vertregt,et al.  A 6b 1.6 Gsample/s flash ADC in 0.18 μm CMOS using averaging termination , 2002 .

[30]  Rittwik Jana,et al.  Measurement and modeling of an ultra-wide bandwidth indoor channel , 2004, IEEE Transactions on Communications.

[31]  M. Tiebout,et al.  A WiMedia/MBOA-Compliant CMOS RF Transceiver for UWB , 2006, IEEE Journal of Solid-State Circuits.