Integration of Highly Strained SiGe in Source and Drain with HK and MG for 22 nm Bulk PMOS Transistors

In this study, the integration of SiGe selective epitaxy on source/drain regions and high-k and metal gate for 22 nm node bulk pMOS transistors has been presented. Selective Si1-xGex growth (0.35 ≤ × ≤ 0.40) with boron concentration of 1–3 × 1020 cm−3 was used to elevate the source/drain. The main focus was optimization of the growth parameters to improve the epitaxial quality where the high-resolution x-ray diffraction (HRXRD) and energy dispersive spectrometer (EDS) measurement data provided the key information about Ge profile in the transistor structure. The induced strain by SiGe layers was directly measured by x-ray on the array of transistors. In these measurements, the boron concentration was determined from the strain compensation of intrinsic and boron-doped SiGe layers. Finally, the characteristic of transistors were measured and discussed showing good device performance.

[1]  Qiang Xu,et al.  Application of ALD W films as gate filling metal in 22nm HKMG-last integration , 2015 .

[2]  P. Bai,et al.  A 65nm logic technology featuring 35nm gate lengths, enhanced channel strain, 8 Cu interconnect layers, low-k ILD and 0.57 /spl mu/m/sup 2/ SRAM cell , 2004, IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004..

[3]  Impact of pattern dependency of SiGe layers grown selectively in source/drain on the performance of 22 nm node pMOSFETs , 2015 .

[4]  Shi-Li Zhang,et al.  Interaction of NiSi with dopants for metallic source/drain applications , 2010 .

[5]  Qiang Xu,et al.  Application of Atomic Layer Deposition Tungsten (ALD W) as Gate Filling Metal for 22 nm and Beyond Nodes CMOS Technology , 2014 .

[6]  H. H. Radamsson,et al.  Strain and relaxation in Si-MBE structures studied by reciprocal space mapping using high resolution X-ray diffraction , 1995 .

[7]  Mark Y. Liu,et al.  A 32nm logic technology featuring 2nd-generation high-k + metal-gate transistors, enhanced channel strain and 0.171μm2 SRAM cell size in a 291Mb array , 2008, 2008 IEEE International Electron Devices Meeting.

[8]  R. Chau,et al.  A 45nm Logic Technology with High-k+Metal Gate Transistors, Strained Silicon, 9 Cu Interconnect Layers, 193nm Dry Patterning, and 100% Pb-free Packaging , 2007, 2007 IEEE International Electron Devices Meeting.

[9]  Tianchun Ye,et al.  Impact of pattern dependency of SiGe layers grown selectively in source/drain on the performance of 22 nm node pMOSFETs , 2015 .

[10]  Magnus Willander,et al.  CoSi2/Si1−xGex/Si(001) heterostructures formed through different reaction routes: Silicidation‐induced strain relaxation, defect formation, and interlayer diffusion , 1995 .

[11]  Chao Zhao,et al.  Optimization of SiGe selective epitaxy for source/drain engineering in 22 nm node complementary metal-oxide semiconductor (CMOS) , 2013 .

[12]  C. Auth,et al.  A 22nm high performance and low-power CMOS technology featuring fully-depleted tri-gate transistors, self-aligned contacts and high density MIM capacitors , 2012, 2012 Symposium on VLSI Technology (VLSIT).

[13]  Reza Ghandi,et al.  Pattern dependency in selective epitaxy of B-doped SiGe layers for advanced metal oxide semiconductor field effect transistors , 2008 .

[14]  Lars Thylén,et al.  Monolithic Nanoscale Photonics-Electronics Integration in Silicon and Other Group IV Elements , 2014 .

[15]  Henry H. Radamson,et al.  Application of high-resolution x-ray diffraction for detecting defects in SiGe(C) materials , 2005 .

[16]  T. Skotnicki,et al.  Selective Si and SiGe epitaxial heterostructures grown using an industrial low-pressure chemical vapor deposition module , 1997 .

[17]  Lars Hultman,et al.  Characterization of highly boron-doped Si, Si1 − xGex and Ge layers by high-resolution transmission electron microscopy , 1995 .

[18]  J. Ekberg,et al.  Growth, electrical properties and reciprocal lattice mapping characterization of heavily B-doped, highly strained silicon-molecular beam epitaxial structures , 1994 .

[19]  M. Silberstein,et al.  A 90nm high volume manufacturing logic technology featuring novel 45nm gate length strained silicon CMOS transistors , 2003, IEEE International Electron Devices Meeting 2003.

[20]  R. Loo,et al.  Epitaxial Ge on Standard STI Patterned Si Wafers: High Quality Virtual Substrates for Ge pMOS and III/V nMOS , 2009 .

[21]  R. Loo,et al.  Avoiding loading effects and facet growth key parameters for a successful implementation of selective epitaxial SiGe deposition for HBT-BiCMOS and high-mobility hetero-channel pMOS devices , 2004 .

[22]  R. Rooyackers,et al.  Migrating from planar to FinFET for further CMOS scaling: SOI or bulk? , 2009, 2009 Proceedings of ESSCIRC.

[23]  Mats Blomqvist,et al.  The effect of carbon and germanium on phase transformation of nickel on Si1-x-yGexCy epitaxial layers , 2004 .

[24]  R. Chau,et al.  In search of "Forever," continued transistor scaling one new material at a time , 2005, IEEE Transactions on Semiconductor Manufacturing.

[25]  J. Hartmann,et al.  Selective epitaxial growth of boron- and phosphorus-doped Si and SiGe for raised sources and drains , 2004 .

[26]  Jiang Yan,et al.  Electrical Properties of Ultrathin Hf-Ti-O Higher k Gate Dielectric Films and Their Application in ETSOI MOSFET , 2016, Nanoscale Research Letters.

[27]  Peizhen Hong,et al.  Novel 14-nm Scallop-Shaped FinFETs (S-FinFETs) on Bulk-Si Substrate , 2015, Nanoscale Research Letters.

[28]  Weifeng Zhang,et al.  A highly efficient flexible dye-sensitized solar cell based on nickel sulfide/platinum/titanium counter electrode , 2015, Nanoscale Research Letters.

[29]  Mikael Johansson,et al.  HfO2 gate dielectrics on strained-Si and strained-SiGe layers , 2003 .