Reconfigured Scan Forest for Test Application Cost, Test Data Volume, and Test Power Reduction

A new scan architecture called reconfigured scan forest is proposed for cost-effective scan testing. Multiple scan flip-flops can be grouped based on structural analysis that avoids new untestable faults due to new reconvergent fanouts. The proposed new scan architecture allows only a few scan flip-flops to be connected to the XOR trees. The size of the XOR trees can be greatly reduced compared with the original scan forest; therefore, area overhead and routing complexity can be greatly reduced. It is shown that test application cost, test data volume, and test power with the proposed scan forest architecture can be greatly reduced compared with the conventional full scan design with a single scan chain and several recent scan testing methods

[1]  Hans-Joachim Wunderlich,et al.  Minimized Power Consumption for Scan-Based BIST , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[2]  Kewal K. Saluja,et al.  Test application time reduction for sequential circuits with scan , 1995, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[3]  Thomas W. Williams,et al.  A logic design structure for LSI testability , 1977, DAC '77.

[4]  Sheng Zhang,et al.  Double-tree scan: a novel low-power scan-path architecture , 2003, International Test Conference, 2003. Proceedings. ITC 2003..

[5]  Alex Orailoglu,et al.  Concurrent Application of Compaction and Compression for Test Time and Data Volume Reduction in Scan Designs , 2003, IEEE Trans. Computers.

[6]  Hao-Yung Lo,et al.  A distributive D-algorithm for generating the test pattern for faulty combinational circuit , 1989 .

[7]  Dong Xiang,et al.  A cost-effective scan architecture for scan testing with nonscan test power and test application cost , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).

[8]  Jia-Guang Sun,et al.  A cost-effective scan architecture for scan testing with non-scan test power and test application cost , 2003, DAC '03.

[9]  Sarita Thakar,et al.  On the generation of test patterns for combinational circuits , 1993 .

[10]  Subhasish Mitra,et al.  X-compact: an efficient response compaction technique for test cost reduction , 2002, Proceedings. International Test Conference.

[11]  Patrick Girard,et al.  An efficient scan tree design for test time reduction , 2004, Proceedings. Ninth IEEE European Test Symposium, 2004. ETS 2004..

[12]  Melvin A. Breuer,et al.  Digital systems testing and testable design , 1990 .

[13]  Hideo Fujiwara,et al.  Nonscan Design for Testability for Synchronous Sequential Circuits Based on Conflict Resolution , 2003, IEEE Trans. Computers.

[14]  Dhiraj K. Pradhan,et al.  A novel scheme to reduce test application time in circuits with full scan , 1995, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[15]  Janak H. Patel,et al.  Reducing test application time for full scan embedded cores , 1999, Digest of Papers. Twenty-Ninth Annual International Symposium on Fault-Tolerant Computing (Cat. No.99CB36352).

[16]  Janak H. Patel,et al.  Partial scan design based on circuit state information and functional analysis , 2004, IEEE Transactions on Computers.

[17]  Irith Pomeranz,et al.  Test data compression based on input-output dependence , 2003, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[18]  Kuen-Jong Lee,et al.  Using a single input to support multiple scan chains , 1998, ICCAD '98.

[19]  James B. Angell,et al.  Enhancing Testability of Large-Scale Integrated Circuits via Test Points and Additional Logic , 1973, IEEE Transactions on Computers.

[20]  Bashir M. Al-Hashimi,et al.  Multiple Scan Chains for Power Minimization during Test Application in Sequential Circuits , 2002, IEEE Trans. Computers.

[21]  Kohei Miyase,et al.  Optimal scan tree construction with test vector modification for test compression , 2003, 2003 Test Symposium.

[22]  Sandeep K. Gupta,et al.  ATPG for heat dissipation minimization during test application , 1994, Proceedings., International Test Conference.

[23]  Krishnendu Chakrabarty,et al.  Design of built-in test generator circuits using width compression , 1998, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[24]  Irith Pomeranz,et al.  Techniques for minimizing power dissipation in scan and combinational circuits during test application , 1998, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[25]  Krishnendu Chakrabarty,et al.  Test Data Compression and Test Resource Partitioning for System-on-a-Chip Using Frequency-Directed Run-Length (FDR) Codes , 2003, IEEE Trans. Computers.

[26]  Jinkyu Lee.  Low power scan testing and test data compression , 2006 .

[27]  Thomas W. Williams,et al.  Design of compactors for signature-analyzers in built-in self-test , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).

[28]  Kozo Kinoshita,et al.  Reducing scan shifts using folding scan trees , 2003, 2003 Test Symposium.

[29]  Kuen-Jong Lee,et al.  Test pattern generation and clock disabling for simultaneous test time and power reduction , 2003, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..