Electrothermal limitations on the current density of high-frequency bipolar transistors

In this paper, electrothermal consequences of downscaling bipolar transistors, reducing the emitter resistance and implementing substrate modifications are examined by means of electrical measurements, numerical simulations and analytical calculations. A formulation is given for the optimum current density that can be run through the device and still maintain both sufficient transconductance and thermal stability. This expression sets a theoretical limit on the current density and therefore also on the speed of the given technology node. Particularly the lowering of the emitter resistivity is a trade-off between transconductance and thermal stability, and the optimum choice can be estimated from these results along with the maximum emitter area that will allow unconditional thermal stability.

[1]  Wen-Chau Liu,et al.  Thermal coupling in 2-finger heterojunction bipolar transistors , 1995 .

[2]  Ronald Dekker,et al.  Substrate transfer for RF technologies , 2003 .

[3]  H. Chen,et al.  A 210-GHz f/sub T/ SiGe HBT with a non-self-aligned structure , 2001, IEEE Electron Device Letters.

[4]  S. Jeng,et al.  Self-aligned SiGe NPN transistors with 285 GHz f/sub MAX/ and 207 GHz f/sub T/ in a manufacturable technology , 2002, IEEE Electron Device Letters.

[5]  S. Jeng,et al.  SiGe HBTs with cut-off frequency of 350 GHz , 2002, Digest. International Electron Devices Meeting,.

[6]  C. E. Timmering,et al.  Copper substrate transfer technology for silicon RF circuits , 2003, 2003 Proceedings of the Bipolar/BiCMOS Circuits and Technology Meeting (IEEE Cat. No.03CH37440).

[7]  Sang-Gug Lee,et al.  Compact modeling of BJT self-heating in SPICE , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[8]  V. d'Alessandro,et al.  A back-wafer contacted silicon-on-glass integrated bipolar process. Part I. The conflict electrical versus thermal isolation , 2004, IEEE Transactions on Electron Devices.

[9]  R. P. Arnold,et al.  A quantitative study of emitter ballasting , 1972 .

[10]  P. Baltus,et al.  An ultra low-power RF bipolar technology on glass , 1997, International Electron Devices Meeting. IEDM Technical Digest.

[11]  K. Oda,et al.  Self-aligned selective-epitaxial-growth Si/sub 1-x-y/Ge/sub x/C/sub y/ HBT technology featuring 170-GHz f/sub max/ , 2001, International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224).

[12]  R. Brock,et al.  QUBiC4: a silicon RF-BiCMOS technology for wireless communication ICs , 2001, Proceedings of the 2001 BIPOLAR/BiCMOS Circuits and Technology Meeting (Cat. No.01CH37212).

[13]  R. H. Winkler.  Thermal properties of high-power transistors , 1967 .

[14]  V. d'Alessandro,et al.  A back-wafer contacted silicon-on-glass integrated bipolar process. Part II. A novel analysis of thermal breakdown , 2004, IEEE Transactions on Electron Devices.

[15]  H.G.A. Huizing,et al.  The influence of parasitic resistances on the f/sub T/-optimisation of high-speed SiGe-HBTs , 2003, ESSDERC '03. 33rd Conference on European Solid-State Device Research, 2003..

[16]  A. Griffo,et al.  RF power silicon-on-glass VDMOSFETs , 2004, IEEE Electron Device Letters.

[17]  P. Palestri,et al.  Compact modeling of thermal resistance in bipolar transistors on bulk and SOI substrates , 2002 .

[18]  N. Morris,et al.  QUBiC3: a 0.5 /spl mu/m BiCMOS production technology, with fT=30 GHz, fmax=60 GHz and high-quality passive components for wireless telecommunication applications , 1998, Proceedings of the 1998 Bipolar/BiCMOS Circuits and Technology Meeting (Cat. No.98CH36198).

[19]  N. Nenadovic,et al.  Thermal instability in two-finger bipolar transistors , 2003, ESSDERC '03. 33rd Conference on European Solid-State Device Research, 2003..