Substrate integrity beyond 1 GHz

Substrate coupling in a 90 nm CMOS technology is evaluated in a 1.2 V standard-cell-based loop shift register. Measurement results show that frequency dependence of digital substrate coupling beyond 1 GHz is a combination of reduced isolation in device-level coupling through MOSFETs and reduced large-signal circuit-level coupling to the substrate.

[1]  Takashi Morie,et al.  Physical design guides for substrate noise reduction in CMOS digital circuits , 2001 .

[2]  K. Soumyanath,et al.  Enabling high-performance mixed-signal system-on-a-chip (SoC) in high performance logic CMOS technology , 2002, 2002 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.02CH37302).

[3]  H. De Man,et al.  Substrate noise generation in complex digital systems: efficient modeling and simulation methodology and experimental verification , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).