A design for reliability methodology based on selective overdesign
暂无分享,去创建一个
[1] John M. Carulli,et al. Impact of negative bias temperature instability on product parametric drift , 2004, 2004 International Conferce on Test.
[2] Kaushik Roy,et al. A process variation compensating technique with an on-die leakage current sensor for nanometer scale dynamic circuits , 2006, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[3] D. Schroder,et al. Negative bias temperature instability: Road to cross in deep submicron silicon semiconductor manufacturing , 2003 .
[4] Kaushik Roy,et al. Variation Resilient Low-Power Circuit Design Methodology using On-Chip Phase Locked Loop , 2007, 2007 44th ACM/IEEE Design Automation Conference.
[5] Kimberly Ryan,et al. Cadence Design Systems Inc. , 1993 .
[6] David A. Johns,et al. Analog Integrated Circuit Design , 1996 .
[7] R. Jacob Baker. Cmos: Mixed-Signal Circuit Design , 2002 .
[8] M. Ruberto,et al. Consideration of age degradation in the RF performance of CMOS radio chips for high volume manufacturing , 2005, 2005 IEEE Radio Frequency integrated Circuits (RFIC) Symposium - Digest of Papers.
[9] K. Roy,et al. Design of a Process Variation Tolerant Self-Repairing SRAM for Yield Enhancement in Nanoscaled CMOS , 2007, IEEE Journal of Solid-State Circuits.
[10] James H. Stathis,et al. The negative bias temperature instability in MOS devices: A review , 2006, Microelectron. Reliab..