A 0.41 µA Standby Leakage 32 kb Embedded SRAM with Low-Voltage Resume-Standby Utilizing All Digital Current Comparator in 28 nm HKMG CMOS
暂无分享,去创建一个
Koji Nii | Yasuhisa Shimazaki | Koji Tanaka | Yasumasa Tsukamoto | Noriaki Maeda | Shigenobu Komatsu | Masao Morimoto
[1] S. Shimada,et al. A 300-MHz 25-/spl mu/A/Mb-leakage on-chip SRAM module featuring process-variation immunity and low-leakage-active mode for mobile-phone application processor , 2004, IEEE Journal of Solid-State Circuits.
[2] Manoj Sachdev,et al. Impact of gate induced drain leakage on overall leakage of submicrometer CMOS VLSI circuits , 2002 .
[3] Y. Yasu,et al. A resume-standby application processor for 3G cellular phones , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).
[4] N. Maeda,et al. A 300MHz 25/spl mu/A/Mb leakage on-chip SRAM module featuring process-variation immunity and low-leakage-active mode for mobile-phone application processor , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).