Modeling of STT-MTJ for low power embedded memory applications: A comparative review

Spin Transfer Torque RAM (STT-RAM) has emerged as a potential candidate for universal memory. The lack of comprehensive electrical modeling for the device is hindering the adaption and design space exploration of the device. In this paper, we investigate the existing models of Spin Transfer Torque - Magnetic Tunnel Junction (STT-MTJ) along with the different implementation tools available (Spice, Verilog-A, Micro-Magnetic Simulator). The study will select the model which most resembles the device's physical parameters including static and dynamic stochastic intrinsic properties. In addition, the selected model is used to investigate several design techniques that can improve power reduction for embedded applications.

[1]  B. Dieny,et al.  A compact model of precessional spin-transfer switching for MTJ with a perpendicular polarizer , 2012, 2012 28th International Conference on Microelectronics Proceedings.

[2]  Hui Zhao,et al.  A Scaling Roadmap and Performance Evaluation of In-Plane and Perpendicular MTJ Based STT-MRAMs for High-Density Cache Memory , 2013, IEEE Journal of Solid-State Circuits.

[3]  Mircea R. Stan,et al.  Relaxing non-volatility for fast and energy-efficient STT-RAM caches , 2011, 2011 IEEE 17th International Symposium on High Performance Computer Architecture.

[4]  Sanjukta Bhanja,et al.  Low Power Magnetic Quantum Cellular Automata Realization Using Magnetic Multi-Layer Structures , 2011, IEEE Journal on Emerging and Selected Topics in Circuits and Systems.

[5]  E. Belhaire,et al.  Macro-model of Spin-Transfer Torque based Magnetic Tunnel Junction device for hybrid Magnetic-CMOS design , 2006, 2006 IEEE International Behavioral Modeling and Simulation Workshop.

[6]  Weisheng Zhao,et al.  Compact Modeling of Perpendicular-Anisotropy CoFeB/MgO Magnetic Tunnel Junctions , 2012, IEEE Transactions on Electron Devices.

[7]  Chita R. Das,et al.  Cache revive: Architecting volatile STT-RAM caches for enhanced performance in CMPs , 2012, DAC Design Automation Conference 2012.

[8]  Siegfried Selberherr,et al.  Fast Switching in Magnetic Tunnel Junctions With Two Pinned Layers: Micromagnetic Modeling , 2012, IEEE Transactions on Magnetics.

[9]  D. Nikonov,et al.  Strategies and tolerances of spin transfer torque switching , 2010, 1001.4578.

[11]  Los Angeles,et al.  Energy-Performance Characterization of CMOS/Magnetic Tunnel Junction (MTJ) Hybrid Logic Circuits , 2011 .

[12]  S. Yuasa,et al.  Spin-RAM for Normally-Off Computer , 2011, 2011 11th Annual Non-Volatile Memory Technology Symposium Proceeding.

[13]  Mircea R. Stan,et al.  Delivering on the promise of universal memory for spin-transfer torque RAM (STT-RAM) , 2011, IEEE/ACM International Symposium on Low Power Electronics and Design.

[14]  H. Seinige.  Magnetic switching and magnetodynamics driven by spin transfer torque , 2011 .

[15]  Claude Chappert,et al.  Dynamic compact model of Spin-Transfer Torque based Magnetic Tunnel Junction (MTJ) , 2009, 2009 4th International Conference on Design & Technology of Integrated Systems in Nanoscal Era.

[16]  Weng-Fai Wong,et al.  STT-RAM Cache Hierarchy With Multiretention MTJ Designs , 2014, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[17]  Yiran Chen,et al.  Design Margin Exploration of Spin-Transfer Torque RAM (STT-RAM) in Scaled Technologies , 2010, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[18]  Seung H. Kang,et al.  Development of Embedded STT-MRAM for Mobile System-on-Chips , 2011, IEEE Transactions on Magnetics.