Stress Probability Computation for Estimating NBTI-Induced Delay Degradation

SUMMARY PMOS stress (ON) probability has a strong impact on circuit timing degradation due to NBTI effect. This paper evaluates how the granularity of stress probability calculation affects NBTI prediction using a state-of-the-art long term prediction model. Experimental evaluations show that the stress probability should be estimated at transistor level to accurately predict the increase in delay, especially when the circuit operation and/or inputs are highly biased. We then devise and evaluate two annotation methods of stress probability to gate-level timing analysis; one guarantees the pessimism desirable for timing analysis and the other aims to obtain the result close to transistor-level timing analysis. Experimental results show that gate-level timing analysis with transistor-level stress probability calculation estimates the increase in delay with 12.6% error.

[1]  Sergey Gavrilov,et al.  Calculation of stress probability for NBTI-aware timing analysis , 2009, 2009 10th International Symposium on Quality Electronic Design.

[2]  Yu Cao,et al.  Compact Modeling and Simulation of Circuit Reliability for 65-nm CMOS Technology , 2007, IEEE Transactions on Device and Materials Reliability.

[3]  Yu Cao,et al.  An efficient method to identify critical gates under circuit aging , 2007, 2007 IEEE/ACM International Conference on Computer-Aided Design.

[4]  M.A. Alam,et al.  Mechanism of negative bias temperature instability in CMOS devices: degradation, recovery and impact of nitrogen , 2004, IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004..

[5]  Bin Zhang,et al.  Modeling of NBTI-Induced PMOS Degradation under Arbitrary Dynamic Temperature Variation , 2008, 9th International Symposium on Quality Electronic Design (isqed 2008).

[6]  M. Nelhiebel,et al.  A two-stage model for negative bias temperature instability , 2009, 2009 IEEE International Reliability Physics Symposium.

[7]  P. Nicollian,et al.  Material dependence of hydrogen diffusion: implications for NBTI degradation , 2005, IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest..

[8]  Muhammad Ashraful Alam,et al.  A comprehensive model of PMOS NBTI degradation , 2005, Microelectron. Reliab..

[9]  Yu Cao,et al.  The Impact of NBTI Effect on Combinational Circuit: Modeling, Simulation, and Analysis , 2010, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[10]  Farid N. Najm,et al.  Transition density, a stochastic measure of activity in digital circuits , 1991, 28th ACM/IEEE Design Automation Conference.

[11]  Yu Cao,et al.  Node Criticality Computation for Circuit Timing Analysis and Optimization under NBTI Effect , 2008, 9th International Symposium on Quality Electronic Design (isqed 2008).

[12]  Yu Cao,et al.  The Impact of NBTI on the Performance of Combinational and Sequential Circuits , 2007, 2007 44th ACM/IEEE Design Automation Conference.

[13]  Yu Cao,et al.  Predictive Modeling of the NBTI Effect for Reliable Design , 2006, IEEE Custom Integrated Circuits Conference 2006.

[14]  M.A. Alam,et al.  Separation method of hole trapping and interface trap generation and their roles in NBTI reaction-diffusion model , 2008, 2008 IEEE International Reliability Physics Symposium.