Which interconnects for which 3D applications? Status and perspectives

Some 3D interconnects technologies are reviewed and discussed in this paper with respect to emerging 3D applications. While 2.5D Si interposer and 3D packaging seem to rely to cu pillars for the coming years, the very fine pitch below 10μm will be mandatory for 3DIC and many options like cu-cu bonding or μ-tubes are in the race. Specific interconnects for RF/mm-waves and low volume electronics devices are also discussed with relevant examples.

[1]  F. Fournel,et al.  Chip to wafer direct bonding technologies for high density 3D integration , 2012, 2012 IEEE 62nd Electronic Components and Technology Conference.

[2]  Patrick Leduc,et al.  A successful implementation of dual damascene architecture to copper TSV for 3D high density applications , 2010, 2010 IEEE International 3D Systems Integration Conference (3DIC).

[3]  M. Fendler,et al.  A 10μm pitch interconnection technology using micro tube insertion into Al-Cu for 3D applications , 2011, 2011 IEEE 61st Electronic Components and Technology Conference (ECTC).

[4]  Yann Lamy,et al.  Copper pillar interconnect capability for mmwave applications in 3D integration technology , 2013 .

[5]  P. Soussan,et al.  Ni/Cu/Sn bumping scheme for fine-pitch micro-bump connections , 2011, 2011 IEEE 61st Electronic Components and Technology Conference (ECTC).

[6]  W. Heinrich,et al.  Theory and measurements of flip-chip interconnects for frequencies up to 100 GHz , 2001 .

[7]  Peter Ramm,et al.  3D Integration of CMOS transistors with ICV-SLID technology , 2005 .

[8]  B. Dang,et al.  3D Chip stacking with 50 μm pitch lead-free micro-c4 interconnections , 2011, 2011 IEEE 61st Electronic Components and Technology Conference (ECTC).

[9]  R. Franiatte,et al.  Investigation of copper-tin transient liquid phase bonding reliability for 3D integration , 2013, 2013 IEEE 63rd Electronic Components and Technology Conference.

[10]  L. Di Cioccio,et al.  Towards alternative technologies for fine pitch interconnects , 2013, 2013 IEEE 63rd Electronic Components and Technology Conference.

[11]  Myriam Assous,et al.  Full Integration and Electrical Characterization of 3D Silicon Interposer Demonstrator Incorporating High Density TSVs and Interconnects , 2012 .

[12]  B. Banijamali,et al.  Advanced reliability study of TSV interposers and interconnects for the 28nm technology FPGA , 2011, Electronic Components and Technology Conference.

[13]  Eric Beyne,et al.  Small Pitch Micro-Bumping and Experimental Investigation for Under Filling 3D Stacking , 2012 .

[14]  R. Anciant,et al.  Through Silicon Vias Technology for CMOS Image Sensors Packaging: Presentation of Technology and Electrical Results , 2008, 2008 10th Electronics Packaging Technology Conference.

[15]  P. Chausse,et al.  Electrical and morphological assessment of via middle and backside process technology for 3D integration , 2012, 2012 IEEE 62nd Electronic Components and Technology Conference.

[16]  N. Launay,et al.  3D multi-stacking of thin dies based on TSV and micro-inserts interconnections , 2012, 2012 IEEE 62nd Electronic Components and Technology Conference.

[17]  R. Anciant,et al.  ULTRA THIN CHIPS STACKING ON TSV SILICON INTERPOSER USING BACK-TO-FACE TECHNOLOGY , 2012 .

[18]  F. Fournel,et al.  Low temperature direct bonding: An attractive technique for heterostructures build-up , 2012, Microelectron. Reliab..