Various linear finite state machines have been widely used as pseudo-random test pattern generators for the built-in self-test of integrated circuits. These generators are inexpensive to use as they have the advantage of low hardware overhead. However, the Geffe generator, a classic type of non-linear finite state machine, has not been frequently studied or used in similar applications. It is known that a Geffe generator, when used as a pattern generator for digital system testing gives improved fault detection. Unfortunately, the area overhead involved is sufficiently high, thus, such a generator becomes impractical for built-in self-test. To solve such problems, we introduce two possible new designs of the Geffe generator. These new designs are based on the generator's original architecture, so they preserve the non-linear structure. Our optimal goal is to achieve a very sharp reduction of the area overhead, and maintain a satisfactory fault detection capability. These two new designs are exercised in the fault simulations of benchmark sequential circuits. The experimental results demonstrate both of our designs can lead to fault coverage, which significantly exceeds the fault coverage of linear machines, and is comparable to the original Geffe generator.
[1]
Vyacheslav N. Yarmolik,et al.
Designing cryptographic key generators with low power consumption
,
2006,
Third IEEE International Workshop on Electronic Design, Test and Applications (DELTA'06).
[2]
Patrick Girard.
Survey of low-power testing of VLSI circuits
,
2002,
IEEE Design & Test of Computers.
[3]
Melvin A. Breuer,et al.
Digital systems testing and testable design
,
1990
.
[4]
Tony Ambler,et al.
Economics of Built-in Self-Test
,
2001,
IEEE Des. Test Comput..
[5]
Jon C. Muzio,et al.
An Investigation of Non-Linear Machines as PRPGs in BIST
,
2004,
ESA/VLSI.
[6]
Jacob Savir,et al.
Built In Test for VLSI: Pseudorandom Techniques
,
1987
.
[7]
Vishwani D. Agrawal,et al.
A Tutorial on Built-in Self-Test. I. Principles
,
1993,
IEEE Des. Test Comput..
[8]
David Bryan,et al.
Combinational profiles of sequential benchmark circuits
,
1989,
IEEE International Symposium on Circuits and Systems,.
[9]
Dong Sam Ha,et al.
HOPE: an efficient parallel fault simulator for synchronous sequential circuits
,
1992,
DAC '92.