A Novel Architecture ofMixed Number System MAC Unitfor Digital Signal Processors

Execution of arithmetic operations at a very high speed in real time is the major concern in digital signal processing (DSP) because DSP algorithms are computation intensive. In recent times, Residue Number Systems (RNS) are considered as alternative to binary number system because of their capabilities of performingcarry-freeaddition based on proper selection of the modulii set. Double Base Number Systems (DBNS) is another efficient number system. Double Base Number Systems (DBNS) are increasingly becoming attractive for signal processing applications due to their capabilities of handling arithmetic operations, particularly multiplication efficiently. However, the complexity involved in converting binary to DBNS becomes a major bottleneck and the efficiency of performance decreases considerably due to large conversion time. So RNS Adder and DBNS Multiplier can be used to implement multiply & accumulate (MAC) units. MAC units are the key units in Digital Signal Processors. In this paper we have shown how FIR filter can be implemented using the proposedMixed Number System MAC units �.

[1]  P. Siy,et al.  A new moduli set selection technique to improve sign detection and number comparison in residue number system (RNS) , 2005, NAFIPS 2005 - 2005 Annual Meeting of the North American Fuzzy Information Processing Society.

[2]  B. Lee.  A new algorithm to compute the discrete cosine Transform , 1984 .

[3]  F. J. Taylor,et al.  Residue Arithmetic A Tutorial with Examples , 1984, Computer.

[4]  W.C. Miller,et al.  On efficient techniques for difficult operations in one and two-digit DBNS index calculus , 2000, Conference Record of the Thirty-Fourth Asilomar Conference on Signals, Systems and Computers (Cat. No.00CH37154).

[6]  Graham A. Jullien,et al.  Near canonic double-based number system (DBNS) with applications in digital signal processing , 1996, Optics & Photonics.

[7]  Russell Tessier,et al.  c ○ 2001 Kluwer Academic Publishers. Manufactured in The Netherlands. Reconfigurable Computing for Digital Signal Processing: A Survey ∗ , 1999 .

[8]  Zvonko G. Vranesic,et al.  Computer Organization , 1984 .

[9]  Majid Ahmadi,et al.  A hybrid DBNS processor for DSP computation , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).

[10]  Roberto Muscedere,et al.  A 2-digit DBNS filter architecture , 2000, 2000 IEEE Workshop on SiGNAL PROCESSING SYSTEMS. SiPS 2000. Design and Implementation (Cat. No.00TH8528).

[11]  M. Omair Ahmad,et al.  Moduli selection in RNS for efficient VLSI implementation , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[12]  Graham A. Jullien,et al.  Theory and Applications of the Double-Base Number System , 1999, IEEE Trans. Computers.