A 0.6-V 10-bit 200-kS/s Fully Differential SAR ADC With Incremental Converting Algorithm for Energy Efficient Applications

This paper proposes a fully differential 10-bit energy efficient successive approximation register (SAR) analog-to-digital converter (ADC) by using incremental converting method. The voltage difference of the input between two successive samples is acquired and resolved. A judge window is properly designed, and several conversion steps of significant bits could be skipped when the voltage difference is within the preset window. Thus, the power consumptions of the digital-to-analog converter (DAC), logic circuit, and comparator are greatly saved. Moreover, the differential structure also helps to suppress common mode noise and even harmonic noise. The design is implemented with a standard 0.18-μm CMOS technology. Test results show that the power consumption of the ADC with the proposed algorithm is reduced by at least 42.8% comparing to the conventional structure. The measured DNL and INL are within 0.29 LSB and 0.80 LSB, respectively. At a 0.6-V supply and a 200-kS/s sampling rate, the ADC achieves an ENOB of 9.34 and a figure-of-merit of 8.87 fJ/conv.-step.

[1]  Chung-Yu Wu,et al.  A Low power 10bit 500kS/s delta-modulated SAR ADC (DMSAR ADC) for implantable medical devices , 2013, 2013 IEEE International Symposium on Circuits and Systems (ISCAS2013).

[2]  Hao-Chiao Hong,et al.  A 65-fJ/Conversion-Step 0.9-V 200-kS/s Rail-to-Rail 8-bit Successive Approximation ADC , 2007, IEEE Journal of Solid-State Circuits.

[3]  Jae-Yoon Sim,et al.  A 0.5-V, 1.47- µW 40-kS/s 13-bit SAR ADC With Capacitor Error Compensation. , 2014 .

[4]  Anantha P. Chandrakasan,et al.  11.3 A 10b 0.6nW SAR ADC with data-dependent energy savings using LSB-first successive approximation , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).

[5]  Kong-Pang Pun,et al.  A Charge Recycling SAR ADC With a LSB-Down Switching Scheme , 2015, IEEE Transactions on Circuits and Systems I: Regular Papers.

[6]  Giacomo Indiveri,et al.  A Neuromorphic Event-Based Neural Recording System for Smart Brain-Machine-Interfaces , 2015, IEEE Transactions on Biomedical Circuits and Systems.

[7]  Yung-Hui Chung,et al.  A 12-bit 8.47-fJ/Conversion-Step Capacitor-Swapping SAR ADC in 110-nm CMOS , 2015, IEEE Transactions on Circuits and Systems I: Regular Papers.

[8]  Soon-Jyh Chang,et al.  A 1-µW 10-bit 200-kS/s SAR ADC With a Bypass Window for Biomedical Applications , 2012, IEEE Journal of Solid-State Circuits.

[9]  Yong Lian,et al.  A 0.8-V, 1-MS/s, 10-bit SAR ADC for Multi-Channel Neural Recording , 2015, IEEE Transactions on Circuits and Systems I: Regular Papers.

[10]  Franco Maloberti,et al.  A 9.4-ENOB 1V 3.8μW 100kS/s SAR ADC with Time-Domain Comparator , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[11]  Chorng-Kuang Wang,et al.  A 8-bit 500-KS/s low power SAR ADC for bio-medical applications , 2007, 2007 IEEE Asian Solid-State Circuits Conference.

[12]  Byungsub Kim,et al.  A 0.5-V, 1.47- $\mu\hbox{W}$ 40-kS/s 13-bit SAR ADC With Capacitor Error Compensation , 2014, IEEE Transactions on Circuits and Systems II: Express Briefs.

[13]  Yan Zhang,et al.  A 7-to-10b 0-to-4MS/s flexible SAR ADC with 6.5-to-16fJ/conversion-step , 2012, 2012 IEEE International Solid-State Circuits Conference.

[14]  Mohammad Yavari,et al.  Energy-efficient high-accuracy switching method for SAR ADCs , 2014 .

[15]  Soon-Jyh Chang,et al.  A 10-bit 50-MS/s SAR ADC With a Monotonic Capacitor Switching Procedure , 2010, IEEE Journal of Solid-State Circuits.

[16]  B.P. Ginsburg,et al.  500-MS/s 5-bit ADC in 65-nm CMOS With Split Capacitor Array DAC , 2007, IEEE Journal of Solid-State Circuits.

[17]  J. Csicsvari,et al.  Intracellular features predicted by extracellular recordings in the hippocampus in vivo. , 2000, Journal of neurophysiology.

[18]  Moo Sung Chae,et al.  A 128-Channel 6mW Wireless Neural Recording IC with On-the-Fly Spike Sorting and UWB Tansmitter , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[19]  Jin-Yi Lin,et al.  A 0.3 V 10-bit 1.17 f SAR ADC With Merge and Split Switching in 90 nm CMOS , 2015, IEEE Transactions on Circuits and Systems I: Regular Papers.

[20]  Po-Chiun Huang,et al.  A 1-V–0.6-V 9-b 1.5-MS/s Reference-Free Charge-Sharing SAR ADC for Wireless-Powered Implantable Telemetry , 2014, IEEE Transactions on Circuits and Systems II: Express Briefs.

[21]  Khalil Najafi,et al.  A Low Power Light Weight Wireless Multichannel Microsystem for Reliable Neural Recording , 2014, IEEE Journal of Solid-State Circuits.

[22]  Lei Liu,et al.  A 100-Channel 1-mW Implantable Neural Recording IC , 2013, IEEE Transactions on Circuits and Systems I: Regular Papers.

[23]  Un-Ku Moon,et al.  Enhanced SAR ADC energy efficiency from the early reset merged capacitor switching algorithm , 2012, 2012 IEEE International Symposium on Circuits and Systems.

[24]  Zhangming Zhu,et al.  A 0.6-V 38-nW 9.4-ENOB 20-kS/s SAR ADC in 0.18-$\mu{\rm m}$ CMOS for Medical Implant Devices , 2015, IEEE Transactions on Circuits and Systems I: Regular Papers.

[25]  Franco Maloberti,et al.  A 10-bit 100-MS/s Reference-Free SAR ADC in 90 nm CMOS , 2010, IEEE Journal of Solid-State Circuits.

[26]  Byung-geun Lee,et al.  Input-tracking DAC for low-power high-linearity SAR ADC , 2011 .

[27]  Jon Guerber,et al.  Merged capacitor switching based SAR ADC with highest switching energy-efficiency , 2010 .