A DC-DC Converter Efficiency Model for System Level Analysis in Ultra Low Power Applications

This paper presents a model of inductor based DC-DC converters that can be used to study the impact of power management techniques such as dynamic voltage and frequency scaling (DVFS). System level power models of low power systems on chip (SoCs) and power management strategies cannot be correctly established without accounting for the associated overhead related to the DC-DC converters that provide regulated power to the system. The proposed model accurately predicts the efficiency of inductor based DC-DC converters with varying topologies and control schemes across a range of output voltage and current loads. It also accounts for the energy and timing overhead associated with the change in the operating condition of the regulator. Since modern SoCs employ power management techniques that vary the voltage and current loads seen by the converter, accurate modeling of the impact on the converter efficiency becomes critical. We use this model to compute the overall cost of two power distribution strategies for a SoC with multiple voltage islands. The proposed model helps us to obtain the energy benefits of a power management technique and can also be used as a basis for comparison between power management techniques or as a tool for design space exploration early in a SoC design cycle.

[1]  P.K.T. Mok,et al.  A monolithic current-mode CMOS DC-DC converter with on-chip current-sensing technique , 2004, IEEE Journal of Solid-State Circuits.

[2]  Yi Zhao,et al.  PWM Plus Phase Angle Shift (PPAS) Control Scheme for Combined Multiport DC/DC Converters , 2012, IEEE Transactions on Power Electronics.

[3]  L. Colalongo,et al.  A 150mV-1.2V fully-integrated DC-DC converter for Thermal Energy Harvesting , 2012, International Symposium on Power Electronics Power Electronics, Electrical Drives, Automation and Motion.

[4]  Anantha Chandrakasan,et al.  20 $\mu$ A to 100 mA DC–DC Converter With 2.8-4.2 V Battery Supply for Portable Applications in 45 nm CMOS , 2011, IEEE Journal of Solid-State Circuits.

[5]  A.P. Chandrakasan,et al.  Minimum Energy Tracking Loop With Embedded DC–DC Converter Enabling Ultra-Low-Voltage Operation Down to 250 mV in 65 nm CMOS , 2008, IEEE Journal of Solid-State Circuits.

[6]  Anantha P. Chandrakasan,et al.  A 0.16mm2 completely on-chip switched-capacitor DC-DC converter using digital capacitance modulation for LDO replacement in 45nm CMOS , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[7]  Seth R. Sanders,et al.  A 4-μA quiescent-current dual-mode digitally controlled buck converter IC for cellular phone applications , 2004 .

[8]  Anantha Chandrakasan,et al.  20μA to 100mA DC-DC converter with 2.8 to 4.2V battery supply for portable applications in 45nm CMOS , 2011, 2011 IEEE International Solid-State Circuits Conference.

[9]  Eby G. Friedman,et al.  Efficiency analysis of a high frequency buck converter for on–chip integration with a dual–V DD microprocessor , 2002 .

[10]  A. Shrivastava,et al.  Modeling DC-DC converter efficiency and power management in ultra low power systems , 2012, 2012 IEEE Subthreshold Microelectronics Conference (SubVT).

[11]  A.V. Peterchev,et al.  A 4-/spl mu/a quiescent-current dual-mode digitally controlled buck converter IC for cellular phone applications , 2004, IEEE Journal of Solid-State Circuits.

[12]  A. Wang,et al.  Modeling and sizing for minimum energy operation in subthreshold circuits , 2005, IEEE Journal of Solid-State Circuits.

[13]  Fan Zhang,et al.  A Batteryless 19 $\mu$W MICS/ISM-Band Energy Harvesting Body Sensor Node SoC for ExG Applications , 2013, IEEE Journal of Solid-State Circuits.

[14]  Benton H. Calhoun,et al.  A 90nm data flow processor demonstrating fine grained DVS for energy efficient operation from 0.25V to 1.2V , 2011, 2011 IEEE Custom Integrated Circuits Conference (CICC).

[15]  G. Patounakis,et al.  A fully integrated on-chip DC-DC conversion and power management system , 2004, IEEE Journal of Solid-State Circuits.

[16]  L. Colalongo,et al.  A 0.2$-\hbox{1.2}$ V DC/DC Boost Converter for Power Harvesting Applications , 2009, IEEE Transactions on Power Electronics.

[17]  Tadahiro Kuroda,et al.  Variable supply-voltage scheme for low-power high-speed CMOS digital design , 1998, IEEE J. Solid State Circuits.

[18]  Kaiwei Yao,et al.  Tapped-inductor buck converter for high-step-down DC-DC conversion , 2005, IEEE Transactions on Power Electronics.

[19]  Trevor Mudge,et al.  Combined dynamic voltage scaling and adaptive body biasing for lower power microprocessors under dynamic workloads , 2002, ICCAD 2002.

[20]  Anantha Chandrakasan,et al.  A Fully-Integrated Switched-Capacitor Step-Down DC-DC Converter With Digital Capacitance Modulation in 45 nm CMOS , 2010, IEEE Journal of Solid-State Circuits.

[21]  Taewhan Kim,et al.  DC–DC Converter-Aware Power Management for Low-Power Embedded Systems , 2007, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[22]  Anna Richelli,et al.  A DC/DC Boosting Technique and Power Management for Ultralow-Voltage Energy Harvesting Applications , 2012, IEEE Transactions on Industrial Electronics.