Asynchronous Combo 4/8/12bit, 140MS/s, 0.12mm2 ADC with binary tree structure

A configurable asynchronous CMOS TSMC90nm Analogue to Digital Converter (ADC) with 4, 8 or 12-bits resolution, using a binary tree structure is presented which needs very low silicon area and relatively low power consumption for its implementation. The sampling rate of the 12-bit ADC exceeds 140MS/s and requires only 0.12mm2 of area making it appropriate for ultra wideband time-interleaved parallel ADC architectures.

[1]  H. Matsui,et al.  A 14-bit digitally self-calibrated pipelined ADC with adaptive bias optimization for arbitrary speeds up to 40 MS/s , 2006, IEEE Journal of Solid-State Circuits.

[2]  Hsing Chu.  New Current-Mode Wave-Pipelined Architectures for High-Speed Analog-to-Digital Converters , 2004 .

[3]  T. Miki,et al.  A 6-bit 3.5-GS/s 0.9-V 98-mW Flash ADC in 90-nm CMOS , 2008, IEEE Journal of Solid-State Circuits.

[4]  Nikos Petrellis,et al.  Analogue current quantizer architectures for implementing integer division-like functions , 2009, 2009 16th International Conference on Digital Signal Processing.

[5]  J. Arias,et al.  A 32-mW 320-MHz continuous-time complex delta-sigma ADC for multi-mode wireless-LAN receivers , 2006, IEEE Journal of Solid-State Circuits.

[6]  H. Hedayati.  A low-power low-voltage fully digital compatible analog-to-digital converter , 2004, Proceedings. The 16th International Conference on Microelectronics, 2004. ICM 2004..

[7]  Augusto Gutierrez-Aitken,et al.  An Ultra-Wideband 7-Bit 5 Gsps ADC Implemented in Submicron InP HBT Technology , 2007, 2007 IEEE Compound Semiconductor Integrated Circuits Symposium.

[8]  H. van der Ploeg,et al.  A 15-bit 30 MS/s 145 mW three-step ADC for imaging applications , 2005, Proceedings of the 31st European Solid-State Circuits Conference, 2005. ESSCIRC 2005..

[9]  A. Varzaghani,et al.  A 6GS/s, 4-bit receiver analog-to-digital converter with embedded DFE , 2005, Digest of Technical Papers. 2005 Symposium on VLSI Circuits, 2005..

[10]  H. Traff,et al.  Novel approach to high speed CMOS current comparators , 1992 .

[11]  H. Matsui,et al.  A 14bit digitally self-calibrated pipelined ADC with adaptive bias optimization for arbitrary speeds up to 40MS/s , 2005, Digest of Technical Papers. 2005 Symposium on VLSI Circuits, 2005..

[12]  T. Yamaji,et al.  55-mW 200-MSPS 10-bit pipeline ADCs for wireless receivers , 2005, Proceedings of the 31st European Solid-State Circuits Conference, 2005. ESSCIRC 2005..

[13]  I. Ahmed,et al.  A 50 MS/s (35 mW) to 1 kS/s (15 /spl mu/W) power scaleable 10b pipelined ADC with minimal bias current variation , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[14]  Seung-Hoon Lee,et al.  A 10-bit 400-MS/s 160-mW 0.13-/spl mu/m CMOS dual-channel pipeline ADC without channel mismatch calibration , 2006, IEEE Journal of Solid-State Circuits.